



Figure 11.3 DMA and Interrupt Breakpoints During an Instruction Cycle