I believe each PCI controller on these ia64/parisc boxes has its
own config space, and can support up to 256 bridged PCI buses, right?
Whether or not these PCI controllers share the same IO or MEM space is
irrelevant (because it's entirely implementation specific).
Ivan.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/