Re: New: SSE2 enabled by default on Celeron (P4 based)

[Simon White]

01-Apr-03 at 16:53, Mikael Pettersson ([e-mail]) wrote :
> Martin J. Bligh writes:
>  > http://bugme.osdl.org/show_bug.cgi?id=527
>  > 
>  >            Summary: SSE2 enabled by default on Celeron (P4 based)
>  >     Kernel Version: 2.5.64
>  >             Status: NEW
>  >           Severity: normal
>  >              Owner: [e-mail]
>  >          Submitter: [e-mail]
>  > 
>  > 
>  > Distribution: Customised RH 7.1 with many mods
>  > Hardware Environment: Celeron i686 (P4 based)
>  > Software Environment: gcc version 2.96 20000731 (Red Hat Linux 7.1 2.96-81)
>  > 
>  > Problem Description: Kernel compiles OK, but at boot kernel panics as CPU
>  > doesn't support SSE2
>  > 
>  > Steps to reproduce: Compile kernel choosing *any* Celeron option
>  > 
>  > /proc/cpuinfo:-
>  > processor       : 0
>  > vendor_id       : GenuineIntel
>  > cpu family      : 6
>  > model           : 11
> 
> This is NOT a P4-based Celeron. It's a P6 Tualatin Celeron, and as such,
> it does not support SSE2.
> 
> This CPU needs a kernel configured for a Pentium III or less.

Sorry. My reseller has told me a load of bull. In any case, I tried
compiling with all of the Celeron options, and I recall that _all_ set
SSE2, I think I must have screwed up on too much coffee, since checking
now, the .config file only has SSE2 flags for Celeron-P4, while I seem
to recall having compiled first for PIII-Celeron and still having the
kernel panic for SSE2, maybe somewhere the config files got screwed.

I feel so dumb.

-- 
|-Simon White, Internet Services Manager, Certified Check Point CCSA.
|-MTDS  Internet, Security, Anti-Virus, Linux and Hosting Solutions.
|-MTDS  14, rue du 16 novembre, Agdal, Rabat, Morocco.
|-MTDS  tel [phone] - fax [phone]