Re: NMI watchdog question.

[george anzinger]

Mikael Pettersson wrote:
> 
> george anzinger writes:
>  > In attempting to understand how the NMI watchdog works I
>  > think I have found that:
>  >
>  > a. the NMI interrupts are generated by the performance
>  > counter in the cpu and
> ...
>  > If this is so (and help me to understand if it is not), then
>  > what do the timer interrupts going thru the IO_APIC have to
>  > do with the NMI watchdog.
> 
> Before 2.4, the NMI watchdog was only available for SMP boxes,
> since it used the I/O APIC to send NMIs to the CPUs. Then the
> ability to use the *local* APIC on UP machines was introduced,
> and with it the ability to drive the NMI watchdog from the CPU
> itself, via performance counter overflow interrupts.
> 
> The NMI watchdog still supports both these modes of operation.
> Typically, the performance counter + local APIC mode kicks in
> when (a) you asked for it, or (b) you asked for the I/O APIC
> mode but it wasn't available.

So then the NMI checks for timer interrupts being serviced
in this case?  But, still, why the turn off if the timer
does not go thru the APIC?  The case this came up in is an
SMP machine, but the test in apic.c shows that the PIT
interrupt does not go thru the APIC.  Leaving NMI on seems
to work, so I am wondering if this is just old code.
> 
> /Mikael
> -
> To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
> the body of a message to [e-mail]
> More majordomo info at  http://vger.kernel.org/majordomo-info.html
> Please read the FAQ at  http://www.tux.org/lkml/

-- 
George Anzinger   [e-mail]
High-res-timers: 
http://sourceforge.net/projects/high-res-timers/
Preemption patch:
http://www.kernel.org/pub/linux/kernel/people/rml