Re: Info: NAPI performance at "low" loads
David S. Miller (davem@redhat.com)
Wed, 18 Sep 2002 13:46:30 -0700 (PDT)
From: Alan Cox <alan@lxorguk.ukuu.org.uk>
Date: 18 Sep 2002 21:43:09 +0100
The inb timing depends on the PCI bus. If you want proof set a Matrox
G400 into no pci retry mode, run a large X load at it and time some inbs
you should be able to get to about 100 milliseconds for an inb to
execute
Matrox isn't using inb/outb instructions to IO space, it is being
accessed by X using MEM space which is done using normal load and
store instructions on x86 after the card is mmap()'d into user space.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/