Re: A question about cache coherence

[Alan Cox]

On Mon, 2002-08-19 at 19:21, Xuehua Chen wrote:
> 1. Do Xeon processors have hardware mechanisms to
> maintain cache coherence?

Yes

> 2. Does the SMP kernel handle the cache coherence
> problem

The kernel has to manage side issues (TLB shootdown etc)

> 3. What should I do if both of them don't handle cache
> coherence.

Debug your code. It is possible you are hitting a kernel bug but its
extremely unlikely.