It depends what the interrupt actually does. What I was saying is that
the processing overhead is what hurts not the latency. If you think
about a continual stream of events latency on the busses effectively
skews the delivery time of the interrupt but not the rate of processing.
> BTW: according to "IA-32 Intel Arch. Software Developer's Man Vol 3"
> both P3 and P4 the APIC bus is three wire, two data and one clock.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/