> BTW, be aware that Intel has changed the way the ESR works. The P6 manual
> says that software must do two back-to-back writes to clear ESR bits. The
> most recent P4s say that a read clears bits and writes are ignored, save for
> the requirement of a write before the read to get the ESR up to date. AFAIK,
> Intel's Linux gang hasn't posted any patches to fix smp_error_interrupt() for
> P4s. I've been meaning to do that myself....
Have you verified this empirically? AFAIK, the intended way for the ESR
to work is to update upon write and clear upon read. Now there are
various errata within specific implementations, but our code seems immune
to them (except from the Pentium case we handle explicitly), i.e. the
ESR's value as fetched by the handler is correct. The value outside the
handler may be meaningless, but who cares?
> > Oddly, booting this same kernel with the "noapic" option results in
> > the same problem, but recompiling with all APIC options disabled
> > gives a successful boot.
>
> Sounds like the APIC was up to something anyway....
The "noapic" option only affects I/O APICs. Local APICs get programmed
anyway.
-- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available +- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/