/* HC Reset requires max 10 ms delay */
writel (OHCI_HCR, &ohci->regs->cmdstatus);
Anyone have any idea? The processor apparently never gets to the next
instruction.
[Cc: me please, I'm not on this list.]
P.S. System chipset is ALi:
00:14.0 USB Controller: Acer Laboratories Inc. [ALi] M5237 USB (rev 03) (prog-if 10 [OHCI])
Flags: bus master, medium devsel, latency 32, IRQ 10
Memory at 82400000 (32-bit, non-prefetchable) [size=4K]
Shares IRQ with cardbus bridge and lcd controller.
-- Taral <taral@taral.net> This message is digitally signed. Please PGP encrypt mail to me. "Any technology, no matter how primitive, is magic to those who don't understand it." -- Florence Ambrose - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/