If it is the Unisys design I mean it is done rather different.
The design I saw has two central crossbars and attached either CPU
modules with a GTL+ bus and two CPUs after a L3 cache or a IO
Module with a few (IIRC 3) PCI busses.
-- Of course it doesn't work. We've performed a software upgrade. - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/