Not really. WHen you do the speed change on most of these cpus you have to
do it with IRQs off and with the PCI bridge temporarily disabled as the CPU
disconnects from the bus during speed transititions and cannot take part in
cache coherency
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/