


Lecture 10

HELSINGIN YLIOPISTO
HELSINGFORS UNIVERSITET
UNIVERSITY OF HELSINKI



Control Unit (Ohjausyksikkö)

Ch 15-16 [Sta09] (Sta06:16-17)

- Micro-operations
- Control signals (Ohjaussignaali)
- Hardwired control (Langoitettu ohjaus)
- Microprogrammed control (Mikro-ohjelmoitu ohjaus)

What is control?


Functional requirements for CPU

- Operations
- Addressing modes
- Registers
- I/O module interface
- Memory module interface
- Interrupt processing structure

- Architecture determines the CPU functionality that is visible to 'programs'
 - What is the instruction set?
 - What do instructions do?
 - What operations, opcodes?
 - Where are the operands?
 - How to handle interrupts?
- Control Unit, CU (ohjausyksikkö) determines how these things happen in hardware (CPU, MEM, bus, I/O)
 - What gate and circuit should do what at any given time
 - Selects and gives the control signals to circuits in order
 - Physical control wires transmit the control signals
 - Timed by clock pulses
 - Control unit decides values of the signals

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 2

Control signals



(Sta09 Fig 15.4)
(Sta06 Fig 16.4)

- Main task: control data transfers
 - Inside CPU: REG ⇌ REG, ALU ⇌ REG, ALU-ops
 - CPU ⇌ MEM (I/O-controller): address, data, control
- Timing (ajoitus), Ordering (järjestys)

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 3

Micro-operations


- Simple control signals that cause one very small operation (toiminto)
 - E.g. Bits move from reg 1 through internal bus to ALU
- Subcycle duration determined from the longest operation
- During each subcycle multiple micro-operations in action
 - Some can be done simultaneously, if in different parts of the circuits
 - Must avoid resource conflicts
 - WAR or RAW, ALU, bus
 - Some must be executed sequentially to maintain the semantics

t1: MAR ← PC
t2: MBR ← MEM[MAR]
PC ← PC + 1
t3: IR ← (MBR)

If implemented without ALU

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 4

Instruction cycle (Käskysykli)



(Sta09 Fig 15.1)
(Sta06 Fig 16.1)


- When micro-operations address different parts of the hardware, hardware can execute them parallel
- See Chapter 12 instruction cycle examples (next slide)

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 5

Instruction fetch cycle (Käskyn noutosykli)

Example:

t1: MAR ← PC
t2: MAR ← MMU(MAR)
Control Bus ← Reserve
t3: Control Bus ← Read
PC ← PC + 1
t4: MBR ← MEM[MAR]
Control Bus ← Release
t5: IR ← MBR



MBR = Memory buffer register
MAR = Memory address register
IR = Instruction register
PC = Program counter

(Sta09 Fig 12.6)

Execution order? What can be executed parallel, which need own cycle?

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 6

Instruction cycle

- Operand fetch cycle(s)
 - From register or from memory
 - Address translation
- Execute cycle(s)
 - Execution often in ALU
 - Operands in and control operation
 - Result from output to register /memory
 - flags ← status
- Interrupt cycle(s)
 - See examples (Ch 12): Pentium
 - What to do using same micro-operation?
 - What micro-ops parallel / sequentially?

ADD r1,r2,r3:
 t1: ALUin1 ← r2
 t2: ALUin2 ← r3
 ALUoper ← IR.oper
 t3: r1 ← ALUout
 flags ← xxx

ISZ X, Increment and Skip if zero:
 t1: MAR ← IR.address
 t2: MBR ← MEM[MAR]
 t3: MBR ← MBR+1
 t4: MEM[MAR] ← MBR
 if (MBR=0) then PC ← PC+1

Conditional operation possible

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 7

Instruction cycle flow chart (as state-machine?)

■ ICC: Instruction Cycle Code register's state

(Sta09 Fig 15.3)
(Sta06 Fig 16.3)

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 8

Instruction cycle control as state-machine (tila-automaatti)

- Functionality of Control Unit can be presented as state-machine
 - State: What stage of the instruction cycle is going on in CPU
 - Substate: timing based, group of micro-operations executed parallel in one (sub)cycle
- Control signals of substate are based on
 - (sub)state itself
 - Fields of IR-register (opcode, operands)
 - Previous results (flags) = Execution
- New state based on previous state and flags
 - Also external interrupts effect the new state = Sequencing

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 9

Control signals

- Micro-operation ⇒ CU emits a set of control signals
- Example: processor with single accumulator

(Sta09 Fig 15.5)
(Sta06 Fig 16.5)

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 10

Control signals and micro-operations

Micro-operations	Timing	Active Control Signals
Fetch:	t ₁ : MAR ← (PC)	C ₃
	t ₂ : MBR ← Memory	C ₅ , C _R
	PC ← (PC) + 1	C ₈ , C ₉
Indirect:	t ₁ : IR ← (MBR)	C ₄
	t ₂ : MAR ← (IR(Address))	C ₈
	t ₃ : MBR ← Memory	C ₅ , C _R
Interrupt:	t ₁ : IR(Address) ← (MBR(Address))	C ₄
	t ₂ : MBR ← (PC)	C ₁
	t ₃ : MAR ← Save-address PC ← Routine-address	??
	t ₃ : Memory ← (MBR)	C ₁₂ , C _W

C_R = Read control signal to system bus.
C_W = Write control signal to system bus.

(Sta09 Table 15.1) (Sta06 Table 16.1)

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 11

Internal Processor Organization

- Fig 15.5 too complex for implementation
- Use internal processor bus to connect the components
- ALU usually has temporary registers Y and Z

ADD I:
 t1: MAR ← IR.address
 t2: MBR ← MEM[MAR]
 t3: Y ← MBR
 t4: Z ← AC + Y
 t5: AC ← Z

(Sta09 Fig 15.6)
(Sta06 Fig 16.6)

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 12

Computer Organization II

Hardwired implementation (Langoitettu ohjaus)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 13

**Hardwired control unit
(Langoitettu ohjausyksikkö)**

- Can be used when CU's inputs and outputs fixed
- Functionality described using Boolean logic
- CU implemented by one logical circuit

Eg. $C5 = \bar{P} \cdot \bar{Q} \cdot T2 + \bar{P} \cdot Q \cdot (LDA) \cdot T2 + \dots$

Fig 15.3, 15.5 and Tbl 15.1
I CC - bits P and Q
PQ = 00 Fetch Cycle
PQ = 01 Indirect Cycle
PQ = 10 Execute Cycle
PQ = 11 Interrupt Cycle

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 14


Hardwired control unit

- Decoder (4-to-16)
- 4-bit instruction code as input to CU
- Only one signal active at any given stage

I1	I2	I3	I4	O1	O2	O3	O4	O5	O6	O7	O8	O9	O10	O11	O12	O13	O14	O15	O16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

C5: opcode = 5 (bits I1, I2, I3, I4) → signal O11 is true (1)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 15



State transitions (2)

Next state from current state	Alternatively, prior state & condition
State 0 → State 1	S4, S5, S7, S8, S9, S11 → State 0
State 1 → S2, S6, S8, S10	_____ → State 1
State 2 → S5 or ...	_____ → State 2
State 3 → S9 or ...	_____ → State 3
State 4 → State 0	_____ → State 4
State 5 → State 0	State 2 & op = SW → State 5
State 6 → State 7	_____ → State 6
State 7 → State 0	State 6 → State 7
State 8 → State 0	_____ → State 8
State 9 → State 0	State 3 & op = JMP → State 9
State 10 → State 11	_____ → State 10
State 11 → State 0	State 10 → State 11

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 17

Hardwired control

- Control signal generation in hardware is fast
- Weaknesses
 - CU difficult to design
 - Circuit can become large and complex
 - CU difficult to modify and change
 - Design and 'minimizing' must be done again
- RISC-philosophy makes it a bit easier
 - Simple instruction set makes the design and implementation easier

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 18

Computer Organization II

Microprogrammed control (Mikro-ohjelmoitu ohjaus)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 19

Microprogrammed control (Mikro-ohjelmoitu ohjaus)

- Idea 1951: Wilkes Microprogrammed Control
- Execution Engine
 - Execution of one machine instruction (or micro-operation) is done by executing a sequence of microinstructions
 - Executes each microinstruction by generating the control signals indicated by the instruction
- Micro-operations stored in control memory as microinstructions
 - Firmware (*laitteohjelmisto*)
- Each microinstruction has two parts
 - What will be done during the next cycle?
 - Microinstruction indicates the control signals
 - Deliver the control signals to circuits
 - What is the next microinstruction?
 - Assumption: next microinstruction from next location
 - Microinstruction can contain the address location of next instruction!

Sta09 Table 15.1 (slide 11)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 20

Microinstructions

- Each stage in instruction execution cycle is represented by a sequence of microinstructions that are executed during the cycle in that stage
- E.g. In ROM memory
 - **Microprogram or firmware**

(Sta09 Fig 16.2) (Sta06 Fig 17.2)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 21

Horizontal microinstruction

- All possible control signals are represented in a bit vector of each microinstruction
 - One bit for each signal (1=generate, 0=do not generate)
 - Long instructions if plenty of signals used
- Each microinstruction is a conditional branch
 - What status bit(s) checked
 - Address of the next microinstruction

(Sta09 Fig 16.1 a) (Sta06 Fig 17.1 a)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 22

Vertical microinstruction

- Control signals coded to number
- Decode back to control signals during execution
- Shorter instructions, but decoding takes time
- Each microinstruction is conditional branch (as with horizontal instructions)

(Sta09 Fig 16.1 b) (Sta06 Fig 17.1 b)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 23

Execution Engine (Ohjausyksikkö)

- Control Address Register, CAR
 - Which microinstruction next?
 - ~ instr. pointer, "MIPC"
- Control memory
 - Microinstructions
 - fetch, indirect, execute, interrupt
- Control Buffer Register, CBR
 - Register for executing microinstr.
 - ~ instr. register, "MIR"
 - Generate the signals to circuits
 - Verticals through decoder
- Sequencing Logic
 - Next address to CAR

(Sta09 Fig 16.4) (Sta06 Fig 17.4)

Computer Organization II, Spring 2010, Tina Niklander 18.2.2010 24

What microinstruction next?

a) Explicit

- Each instruction has 2 addresses
 - with the conditions flags that are checked for branching
 - Next instruction from either address (select using the flags)
 - Often just the next location in control memory
 - Why store the address?
 - No time for addition!

(Sta09 Fig 16.6) (Sta06 Fig 17.6)

18.2.2010 25

What microinstruction next?

b) Implicit

- Assumption: next microinstruction from next location in control memory
 - Must be calculated
 - instruction has 1 address
 - Still need the condition flags
 - If condition=1, use the address
 - Address part not always used
 - Wasted space

(Sta09 Fig 16.7) (Sta06 Fig 17.7)

18.2.2010 26

What microinstruction next?

c) Variable format

- Some bits interpreted in two ways
 - 1 b: Address or not
 - Only branch instructions have address
 - Branch instructions do not have control signals
 - If jump, need to execute two microinstructions instead of just one
 - Wasted time?
 - Saved space?

(Sta09 Fig 16.8) (Sta06 Fig 17.8)

18.2.2010 27

What microinstruction next?

d) Address generation during execution

- How to locate the correct microinstruction routine?
 - Control signals depend on the current machine instruction
- Generate first microinstruction address from op-code (mapping + combining/adding)
 - Most-significant bits of address directly from op-code
 - Least-significant bits based on the current situation (0 or 1)
 - Example: IBM 3033 CAR, 13 bit address
 - Op-code gives 8 bits -> each sequence 32 micro-instr.
 - rest 5 bits based on the certain status bits

(Sta09 Fig 16.9) (Sta06 Fig 17.9)

18.2.2010 28

What microinstruction next?

e) Subroutines and residual control

- Microinstruction can set a special return register with 'return address'
 - No context, just one return allowed (one-level only)
 - No nested structure
 - Example: LSI-11, 22 bit microinstruction
 - Control memory 2048 instructions, 11 bit address
 - OP-code determines the first microinstruction address
 - Assumption, next is CAR ← CAR+1
 - Each instruction has a bit: subroutine call or not
 - Call:
 - Store return address (only the latest one available)
 - Jump to the routine (address in the instruction)
 - Return: jump to address in return register

18.2.2010 29

Microinstruction coding

- Horizontal? Vertical?
 - Horizontal: fast interpretation
 - Vertical: less bits, smaller space
- Often a compromise, using mixed model
 - Microinstruction split to fields, each field is used for certain control signals
 - Excluding signal combinations can be coded in the same field
 - NOT: Reg source and destination, two sources – one dest
 - Coding decoded to control signals during execution
 - One field can control decoding of other fields!
- Several shorter coded fields easier for implementation than one long field
 - Several simple decoders

18.2.2010 30

Microinstruction coding

- Functional encoding (*toiminnoittain*)
 - Each field controls one specific action
 - Load from accumulator
 - Load from memory
 - Load from ...
- Resource encoding (*resursseittain*)
 - Each field controls specific resource
 - Load from accumulator
 - Store to accumulator
 - Add to accumulator
 - ... accumulator

(a) Direct encoding

(b) Indirect encoding

Control signals

Control signals

[Sta09 Fig 16.11]
[Sta06 Fig 17.11]

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 31

Simple register transfers

MDR ← Register
Register ← MDR
MAR ← Register

Memory operations

Read
Write

Special sequencing operations

CSAR ← Decoded MDR
CSAR ← Constant (in next byte)
Skip

ALU operations

ACC ← ACC + Register
ACC ← ACC - Register
ACC ← Register
Register ← ACC
ACC ← Register + 1

Register select

(a) Vertical microinstruction format (by resource)

(b) Horizontal microinstruction format

Field definition

1 - register transfer 4 - ALU operation
2 - memory operation 5 - register selection
3 - sequencing operation 6 - Constant

need 2 bits! State or no mem-op

Vertical vs. Horizontal Microcode (3)

Next microinstruction address (CAR = CSAR)
Assumption: CAR=CAR+1

[Sta09 Fig 16.12]
[Sta06 Fig 17.12]

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 32

Why microprogrammed control?

- ...even when its slower than hardwired control
- Design is simple and flexible
 - Modifications (e.g. expansion of instruction set) can be added very late in the design phase
 - Old hardware can be updated by just changing control memory
 - Whole control unit chip in older machines
 - There exist development environments for microprograms
- Backward compatibility
 - Old instruction set can be used easily
 - Just add new microprograms for new machine instructions
- Generality
 - One hardware, several different instruction sets
 - One instruction set, several different organizations

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 33

Review Questions / Kertauskysymyksiä

- Hardwired vs. Microprogrammed control?
- How to determine the address of microinstruction?
- What is the purpose of control memory?
- Horizontal vs. vertical microinstruction?
- Why not to use microprogrammed control?
- Microprogrammed vs. hardwired?

- Langoitettu vs. mikro-ohjelmoitu toteutus?
- Kuinka mikrokäskyn osoite määräytyy?
- Mihin tarvitaan kontrollimuistia?
- Horisontaalinen vs. vertikaalinen mikrokäskey?
- Miksi ei mikro-ohjelmointia?
- Mikro-ohjelmointi vs. langoitettu kontrolli?

Computer Organization II, Spring 2010, Tiina Niklander 18.2.2010 34