





× X86	(Sta09 Table 12.		
	(a) Ir	teger Unit in 32-1	EAX, EBX, ECX, E
Туре	Number	Length (bits)	Purpose ESP, EBP, ESI, ED
General	8	32	General-purpose user registers
Segment	6	16	CS, SS, DS,
EFLAGS	1	32	Status and control bits _ ES, FS, GS
Instruction Pointer	1	32	Instruction pointer EFLAGS
Туре	(b) Ir Number	nteger Unit in 64-1 Length (bits)	bit Mode Purpose
General	16	32	General-purpose user registers
Segment	6	16	Contain segment selectors
RFLAGS	1	64	Status and control bits
		64	Instruction pointer


X86: Processor Registers (Sta09 Table 12.2								
	(c) Floating-Point	Unit Function as a stack, or store MMX values					
Туре	Number	Length (bits)	Purpose					
Numeric	8	80	Hold floating-point numbers					
Control	1	16	Control bits					
Status	1	16	Status bits					
Tag Word	1	16	Specifies contents of numeric registers					
Instruction Pointer	1	48	Points to instruction interrupted by exception selector, offse					
Data Pointer	1	48	Points to operand interrupted by exception					































	Exception type	Mode	Normal entry address	Description
	Reset	Supervisor	00000000x0	Occurs when the system is initialized.
ARM Interrupt	Data abort	Abort	0x00000010	Occurs when an invalid memory address has been accessed, such as if there is no physical memory for an address or the correct access permission is lacking.
	FIQ (fast interrupt)	FIQ	0x0000001C	Occurs when an external device asserts the
vector				FIQ pin on the processor. An interrupt cannot be interrupted except by an FIQ. FIQ is designed to support a data transfer
Table lists the				or channel process, and has sufficient private registers to remove the need for
exception types				register saving in such applications, therefore minimizing the overhead of
and the address in				context switching. A fast interrupt cannot be interrupted.
interrupt vector for	IRQ (interrupt)	IRQ	0x0000018	Occurs when an external device asserts the
that type.				IRQ pin on the processor. An interrupt cannot be interrupted except by an FIQ.
The vector	Prefetch abort	Abort	0x000000C	Occurs when an attempt to fetch an instruction results in a memory fault. The exception is raised when the instruction enters the execute stage of the pipeline.
The vector	Undefined	Undefined	0x00000004	Occurs when an instruction not in the
contains the start	instructions			instruction set reaches the execute stage of the pipeline.
addresses of the	Software interrupt	Supervisor	0x0000008	Generally used to allow user mode
interrupt handlers.				programs to call the OS. The user program executes a SWI instruction with an argument that identifies the function the user wishes to perform.
Computer Organization II, Spring	2010, Tiina Niklander			11.2.2010 16


























	Complex Instruction Set (CISC)Computer			Reduced Instruction Set (RISC) Computer		Superscalar		
Characteristic	IBM 370/168	VAX 11/780	Intel 80486	SPARC	MIPS R4000	PowerPC	Ultra SPARC	MIPS R10000
Year developed	1973	1978	1989	1987	1991	1993	1996	1996
Number of instructions	208	303	235	69	94	225		
Instruction size (bytes)	2-6	2-57	1-11	4	4	4	4	4
Addressing modes	4	22	11	1	1	2	1	1
Number of general- purpose registers	16	16	8	40 - 520	32	32	40 - 520	32
Control memory size (Kbits)	420	480	246	-	_	-	-	-
Cache size (KBytes)	64	64	8	32	128	16-32	32	64
CI	naracteristi	cs of Some	CISCs, R	SCs, and St	iperscalar	Processors		

Y.	F	RISC	vs. C	ISC						
Processor	Number of instruc- tion sizes	Max instruc- tion size in bytes	Number of addressing modes	Indirect addressing	Load/store combined with arithmetic	Max number of memory operands	Unaligned addressing allowed	Max Number of MMU uses	Number of bits for integer register specifier	Number bits for registe specifi
AMD29000	1	4	1	no	во	1	no	1	8	3*
MIPS R2000	1	4	1	no	во	1	no	1	5	4
SPARC	1	4	2	no	во	1	no	1	5	4
MC88000	1	4	3	no	во	1	no	1	5	4
HP PA	1	4	10 *	no	во	1	no	1	5	4
IBM RT/PC	2"	4	1	no	во	1	no	1	4 °	3*
IBM RS/6000	1	4	4	no	во	1	yes	1	5	5
Intel i860	1	4	4	no	no	1	no	1	5	4
IBM 3090	4	8	28	no ^b	yes	2	yes	4	4	2
Intel 80486	12	12	15	no ⁸	yes	2	yes	4	3	3
NSC 32016	21	21	23	yes	yes	2	yes	4	3	3
MC68040	11	22	44	yes	yes	2	yes	8	4	3
VAX	56	56	22	yes	yes	6	yes	24	4	0
Clipper	4ª	8*	9*	no	во	1	0	2	4*	3*
Intel 80960	2*	8 *	9*	no	во	1	yes*	-	5	3*
			his character his character					(Sta0	6 Table 13	3.7)

