


Ch 10-11 [Sta09]

Operations  
Operands  
Operand references (osoitustavat)  
Pentium / ARM



Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 2

### Computer Instructions (konekäskyt)

- Instruction set (käskykanta) =
  - Set of instructions CPU 'knows'
- Operation code (käskykoodi)
  - What does the instruction do?
- Data references (viittetet) – one, two, several?
  - Where does the data come for the instruction?
    - Registers, memory, disk, I/O
    - Access rate?
  - Where is the result stored?
    - Registers, memory, disk, I/O
- What instruction is executed next?
  - Implicit? Explicit?
- I/O?
  - Memory-mapped I/O → references as if in memory

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 3

### Instructions and data (käskyt ja data)

data instructions	Address	Instruction	Contents	Address	Contents
data instructions	101	0010	0010 0000	101	0001
	102	0001	0010 0000	102	1202
	103	0010	0010 0000	103	1203
	104	0011	0010 0000	104	3204
data instructions	201	0000	0000 0000	201	0002
	202	0000	0000 0000	202	0003
	203	0000	0000 0000	203	0004
	204	0000	0000 0000	204	0000

(a) Binary program

(b) Hexadecimal program

Symbolic name	Label	Operation	Operand
Symbolic name	FORMUL	LDA	I
		ADD	J
		ADD	K
		STA	N
Symbolic name	I	DAT	2
	J	DAT	3
	K	DAT	4
	N	DAT	0

(c) Symbolic program

(d) Assembly program

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 4

### Instruction types?

[Sta06 Table 10.3]

- Transfer between memory and registers
  - LOAD, STORE, MOVE, PUSH, POP, ...
- Controlling I/O
  - Memory-mapped I/O - same as
  - I/O not memory-mapped - own instructions to control
- Arithmetic and logical operations
  - ADD, MUL, CLR, SET, COMP, AND, SHR, NOP, ...
- Conversions (esitystapamuunnokset)
  - TRANS, CONV, 16bTo32b, IntToFloat, ...
- Transfer of control (käskyjen suoritusjärjestyksen ohjaus), conditional, unconditional
  - JUMP, BRANCH, JEQU, CALL, EXIT, HALT, ...
- Service requests (palvelupyyntö)
  - SVC, INT, IRET, SYSENTER, SYSEXIT, ...
- Privileged instructions (ettuoikeutetut käskyt)
  - DIS, IEN, flush cache, invalidate TLB, ...

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 5

### What happens during instruction execution?

Transfer data from one location to another		
Data Transfer	If memory is involved:	
	Determine memory address	
	Perform virtual-to-actual-memory address transformation	
Arithmetic	Check cache	
	Initiate memory read/write	
	May involve data transfer, before and/or after	
Logical	Perform function in ALU	
	Set condition codes and flags	
	Same as arithmetic	
Conversion	Similar to arithmetic and logical. May involve special logic to perform conversion	
	Update program counter. For subroutine call/return, manage parameter passing and linkage	
	Issue command to I/O module	
I/O	If memory-mapped I/O, determine memory-mapped address	

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 6

### What kind of data?

- Integers, floating-points
- Boolean (*totiusarvoja*)
- Characters, strings
  - IRA (aka ASCII), EBCDIC
- Vectors, tables
  - N elements in sequence
- Memory references
- Different sizes
  - 8/16/32/ 64b, ...
  - Each type and size has its own operation code

**IBMS/390**      **(Sta06 Table 10.5)**

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 7

### Instruction representation (*käskyformaatti*)

- How many bits for each field in the instruction?
  - How many different instructions?
  - Maximum number of operands per instruction?
  - Operands in registers or in memory?
  - How many registers?
- Fixed or variable size (*vakio vai vaihteleva koko*)?

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	A ← B OP C
2	OP A, B	A ← A OP B
1	OP A	AC ← AC OP A
0	OP	T ← (T - 1) OP T

AC = accumulator  
A, B, C = memory or register locations  
T = top of stack  
(T - 1) = second element of stack

**(Sta06 Table 10.1)**

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 8

### How many registers?

- Minimum 16 to 32
  - Work data in registers
- Different register (sets) for different purpose?
  - Integers vs floating points, indices vs data, code vs. data
  - All sets can start register numbering from 0
  - Opcode determines the set that is used
- More registers than can be referenced?
  - CPU allocates them internally
    - Register window
  - Example subprogram parameters always in registers
    - Programmer thing that registers are always r8-r15,
    - CPU used register set of 8-132
    - (We'll come back to this later)

**Computer Organization II, Spring 2010, Tiina Niklander**      **29.1.2010 9**

### Architectures

- Accumulator-based architecture (*akkukone*)
  - Just one register, accumulator, implicit reference to it
- Stack-based (*pinocone*) **See : Appendix 10A**
  - Operands in stack, implicit reference
  - PUSH, POP
- Register-based (*yleisrekisterikone*)
  - All registers of the same size
  - Instructions have 2 or 3 operands
- Load/Store architecture
  - Only LOAD/STORE have memory refs
  - ALU-operations have 3 regs

**LOAD R3, C  
LOAD R2,B  
ADD R1,R2,R3  
STORE R1,A**


**Example: JVM**

**Computer Organization II, Spring 2010, Tiina Niklander**      **29.1.2010 10**


### Byte ordering (*tavujärjestys*): Big vs. Little Endian


**See : Appendix 10B**


- How to store a multibyte scalar value?

0x1200: 

**"Isoimmassa lopputavu"**

**Big-Endian:** Most significant byte in lowest byte addr → 


**Little-Endian:** Least significant byte in lowest byte addr → 

**"Pienimmässä lopputavu"** 0x000000044 = 

**Computer Organization II, Spring 2010, Tiina Niklander**      **29.1.2010 11**

### Big vs. Little Endian

- ALU uses only one of them
  - Little-endian: x86, Pentium, VAX
  - Big-endian: IBM 370/390, Motorola 680x0 (Mac), most RISC-architectures
  - ARM, a bi-endian machine, accepts both
    - System control register has 1 bit (E-bit) to indicate the endian mode
    - Program controls which to use
- Byte order must be known, when transferring data from one machine to another
  - Internet uses big-endian format
  - Socket library (*pistokekirjasto*) has routines *htoi()* and *itooh()* (Host to Internet & Internet to Host)

**ARM:** 

**(Sta09 Fig 10.5)**

**Computer Organization II, Spring 2010, Tiina Niklander**      **29.1.2010 12**

**Data alignment (kohdentaminen)**

0010...10010
0010...10100
0010...11000

- 16b data starts with even (parillinen) (byte)address
- 32b data starts with address divisible (jollinen) by 4
- 64b data starts with address divisible by 8
- Aligned data is easier to access
  - 32b data can be loaded by one operation accessing the word address (sanaosoite)
- Unaligned data would contain no 'wasted' bytes, but
  - For example, loading 32b unaligned data requires two loads from memory (word address) and combining it

```

load r1, 0(r4)
shl r1, =16
load r2, 1(r4)
shr r2, =16
or r1, r2
  
```

29.1.2010 13

**Computer Organization II**

## Memory references (Muistin osoitustavat)

Ch 11 [Sta06]

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 14

**Where are the operands?**

- In the memory
  - Variable of the program, stack (pino), heap (keko)
- In the registers
  - During the instruction execution, for speed
- Directly in the instruction
  - Small constant values
- How does CPU know the specific location?
  - Bits in the operation code
  - Several alternative addressing modes allowed

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 15

**Addressing modes (osoitusmuodot)**

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 16

**Addressing modes**

[Sta06 Table 11.1]

Mode	Algorithm	Principal Advantage	Principal Disadvantage
Immediate	Operand = A	No memory reference	Limited operand magnitude
Direct	EA = A	Simple	Limited address space
Indirect	EA = (A)	Large address space	Multiple memory references
Register	Operand = (R)	No memory reference	Limited address space
Register indirect	EA = (R)	Large address space	Extra memory reference
Displacement	EA = A + (R)	Flexibility	Complexity
Stack	EA = top of stack	No memory reference	Limited applicability

- EA = Effective Address
- (A) = content of memory location A
- (R) = content of register R
- One register for the top-most stack item's address
- Register (or two) for the top stack item (or two)

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 17

**Displacement Address (siirtymä)**

(tehollinen muistiosoitte)

- Effective address = (R1) + A
  - register content + constant in the instruction
- Constant relative small (8 b, 16 b?)
- Usage
  - Relational to PC
  - Relational to Base
  - Indexing a table
  - Ref to record field
  - Stack content (aktivointitietue)

JUMP *+5
CALL SP, Summation(BX)
ADD F2,F2, Table(R5)
MUL F4,F6, Salary(R8)
STORE F2, -4(FP)

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 18

### More addressing modes

- Autoincrement (before/after)
  - Example  $\text{CurIndex}++;$
- Autodecrement (before/after)
  - Example  $\text{CurIndex}--;$
- Autoincrement deferred
  - Example  $\text{Sum} = \text{Sum} + (*\text{ptrX}++);$
- Autoscale
  - Example Double X;  
 $X = \text{Table}[I][J];$

$EA = (\text{R}), R \leftarrow (\text{R}) + S$

$R \leftarrow (\text{R}) - S, EA = (\text{R})$

$EA = \text{Mem}(\text{R}), R \leftarrow (\text{R}) + S$

$EA = A + (\text{R}_j) + (\text{R}_i) * S$

Size of operand

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 19

### Computer Organization II

## Pentium

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 20

### Pentium: Registers

- General registers (yleisrekisterit), 32-b
  - EAX, EBX, ECX, EDX accu, base, count, data
  - ESI, EDI source & destination index
  - ESP, EBP stack pointer, base pointer
- Part of them can be used as 16-bit registers
  - AX, BX, CX, DX, SI, DI, SP, BP
- Or even as 8-bit registers
  - AH, AL, BH, BL, CH, CL, DH, DL
- Segment registers 16b
  - CS, SS, DS, ES, FS, GS
    - code, stack, data, stack, extra data
- Program counter (käskynosoitin)
  - EIP Extended Instruction Pointer
- Status register
  - EFLAGS
    - overflow, sign, zero, parity, carry,...

General Registers	
EAX	AX
EBX	BX
ECX	CX
EDX	DX
ESP	SP
EBP	BP
ESI	SI
EDI	DI

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 21

Data Type	Description	x86: Data types
General	Byte, word (16 bits), doubleword (32 bits), quadword (64 bits) and double quadword (128 bits) locations with arbitrary binary contents	Not aligned Little Endian
Integer	A signed binary value contained in a byte, word, or doubleword, using two's complement representation	
Ordinal	An unsigned integer contained in a byte, word, or doubleword	
Unpacked binary coded decimal (BCD)	A representation of a BCD digit in the range 0 through 9, with one digit in each byte	
Packed BCD	Packed byte representation of two BCD digits, value in the range 0 to 99	
Near pointer	A 16-bit, 32-bit, or 64-bit effective address that represents the offset within a segment. Used for all pointers in a segmented memory and for references within a segment in a segmented memory.	
Far pointer	A logical address consisting of a 16-bit segment selector and an offset of 16, 32, or 64 bits. Far pointers are used for memory references in a segmented memory model where the identity of a segment and its base must be specified explicitly	
Bit field	A contiguous sequence of bits, in which the position of each bit is considered as an independent unit. A bit mask can begin at any bit position of any byte and can contain up to 32 bits	
Bit string	A contiguous sequence of bytes, words, or doublewords, containing from 0 to $2^{32}-1$ bits	
Byte string	A contiguous sequence of bytes, words, or doublewords, containing from 2 <sup>8</sup> to $2^{32}-1$ bytes	
Floating point	Single / Double / Extended precision	IEEE 754 standard
Packed SIMD (single instruction, multiple data)	Packed 64-bit and 128-bit data types	(S1a09) table (0.2)

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 22

### Pentium: Operations (just part of)

Data transfers, arithmetics, moves, jumps, strings, etc







High-Level Language Support	
ENTER	Creates a stack frame that can be used to implement the rules of a block-structured high-level language.
LEAVE	Resets the state of the previous ENTER.
BOUND	Checks array bounds. Verifies that the value in operand 1 is within lower and upper limits.
Segment Register	
LDS	Load pointer into D segment register.
HLT	Halt.
LOCK	Asserts a hold on shared memory so that the Pentium has exclusive use of it during the instruction that immediately follows the LOCK.
ESC	Escapes to a numeric coprocessor. An ESC operand indicates the succeeding instructions are to be executed by a numeric coprocessor that supports high-precision integer and floating-point calculations.
WAIT	Wait until BUSY# negated. Suspends Pentium program execution until the processor detects that the BUSY pin is inactive, indicating that the numeric coprocessor has finished execution.
Protection	
SGDT	Store global descriptor table.
LSL	Load segment limit. Loads a user-specified register with a segment limit.
VERR/VERW	Verify segment for invalid memory.
INVD	Flushes the internal cache memory.
WBINVD	Flushes the internal cache memory after writing dirty lines to memory.
INVLPG	Invalidate a translation lookaside buffer (TLB) entry.

(S1a06 Table 10.8)

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 23

Pentium: MMX Operations (just part of)		
Category	Instruction	Description
Arithmetic	PADD [B, W, D]	Parallel add of packed eight bytes, four 16-bit words, or two 32-bit doublewords, with wraparound
	PADDS [B, W]	Add with saturation
	PADDW [B, W]	Add with wraparound
	PSUB [B, W, D]	Subtract with wraparound
	PSUBS [B, W]	Subtract with saturation
	PSUBUS [B, W]	Subtract unsigned with saturation
	PMULHW	Parallel multiply of four signed 16-bit words, with high-order 16 bits of 32-bit result chosen
PMULLW	Parallel multiply of four signed 16-bit words, with low-order 16 bits of 32-bit result chosen	
PMADDWD	Parallel multiply of four signed 16-bit words, add together adjacent pairs of 32-bit results	
Conversion	PACKSWB	Pack words into bytes with unsigned saturation
	PACKSS [WB, DW]	Pack words into bytes, or doublewords into words, with signed saturation
	PUNPCKH [BW, WD, DQ]	Parallel unpack (interleaved merge) high-order bytes, words, or doublewords from MMX register
	PUNPCKL [BW, WD, DQ]	Parallel unpack (interleaved merge) low-order bytes, words, or doublewords from MMX register
		(S1a06 Table 10.11)

Computer Organization II, Spring 2010, Tiina Niklander 29.1.2010 24



### Pentium: Instruction format

- Displacement (optional)
  - Certain addressing modes need this
  - 0, 1, 2 or 4 bytes (0, 8, 16 or 32 bits)
- Immediate (optional)
  - Certain addressing modes need this, value for operand
  - 0, 1, 2 or 4 bytes

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 31

### Computer Organization II

## ARM

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 32

### ARM: Instruction set (käskykanta)

- RISC
  - Reduced Instruction Set Computer
- Fixed instruction length (32b), regular format
  - All instructions have the condition code (4 bits)
- Small number of different instructions
  - Instruction type (3 bit) and additional opcode/modifier (5 bit)
  - Easier hardware implementation, faster execution
  - Longer programs?
- Load/Store-architecture
- 16 visible general registers (4 bits in the instruction)
- Fixed data size

■ Thump instruction set uses 16 bit instructions

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 33

### ARM Data Types

- 8 (byte), 16 (halfword), 32 (word) bits - word aligned
- Unsigned integer and twos-complement signed integer
- Majority of implementations do not provide floating-point hardware
- Little and Big Endian supported – status register state bit E define

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 34

### ARM Addressing modes

**Load/Store**

- Indirect
  - base reg + offset
- Indexing alternatives
  - Offset
    - Address is base + offset
  - Preindex
    - Form address
    - Write address to base
  - Postindex
    - Use base as address
    - Calculate new address to base

STLDR r0, [r1, #12]

(a) Offset

STLDR r0, [r1, #12]

(b) Preindex

STLDR r0, [r1], #12

(c) Postindex

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 35

### ARM Addressing mode

- Data Processing instructions
  - Register addressing
    - Value in register operands may be scaled using a shift operator
    - Or mixture of register and immediate addressing
- Branch instructions
  - Immediate
    - Instruction contains 24 bit value
    - Shifted 2 bits left
      - On word boundary
      - Effective range +/-32MB from PC.

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 36

### ARM Load/Store Multiple Addressing

- Load/store subset of general-purpose registers
  - 16-bit instruction field specifies list of registers
  - Sequential range of memory addresses
  - Base register specifies main memory address

Diagram illustrating ARM Load/Store Multiple Addressing:

```

LDMax r10, {r0, r1, r4}
STMxx r10, {r0, r1, r4}

Base register: r10, value: 0x20C
Memory locations:
  Increment after (IA): {r4, r1, r0}
  Increment before (IB): {r4, r1, r0}
  Decrement after (DA): {r4, r1, r0}
  Decrement before (DB): {r4, r1, r0}

  Address values: 
    IA: 0x218
    IB: 0x214
    DA: 0x210
    DB: 0x20C
    Next IA: 0x208
    Next IB: 0x204
    Next DA: 0x200
    Next DB: 0x1FF
  
```

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 37

### ARM Instruction Formats

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
cond	0	0	0		opcode	S	Rn		Rd			shift amount	shift	0		Rm																					
cond	0	0	0		opcode	S	Rn		Rd			Rs	0	shift	1		Rm																				
cond	0	0	1		opcode	S	Rn		Rd			rotate		immediate																							
cond	0	1	0	P	U	B	W	L	Rn		Rd			immediate																							
cond	0	1	1	P	U	B	W	L	Rn	Rd		shift amount	shift	0		Rm																					
cond	1	0	0	P	U	S	W	L	Rn					register list																							
cond	1	0	1	L										24-bit offset																							

- S = For data processing instructions, updates condition codes
- S = For load/store multiple instructions, execution restricted to supervisor mode
- P, U, W = distinguish between different types of addressing mode
- B = Unsigned byte (B==1) or word (B==0) access
- L = For load/store instructions, Load (L==1) or Store (L==0)
- L = For branch instructions, is return address stored in link register

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 37

### ARM Condition codes for conditional execution of any instruction

Code	Symbol	Condition Tested	Comment
0000	EQ	Z = 1	Equal
0001	NE	Z = 0	Not equal
0010	CS/HS	C = 1	Carry set/unsigned higher or same
0011	CC/LO	C = 0	Carry clear/unsigned lower
0100	MI	N = 1	Minus/negative
0101	PL	N = 0	Plus/positive or zero
0110	VS	V = 1	Overflow
0111	VC	V = 0	No overflow
1000	HI	C = 1 AND Z = 0	Unsigned higher
1001	LS	C = 0 OR Z = 1	Unsigned lower or same
1010	GE	N = V (N = 1 AND V = 1) OR (N = 0 AND V = 0)	Signed greater than or equal
1011	LT	N < V (N = 1 AND V = 0) OR (N = 0 AND V = 1)	Signed less than
1100	GT	(Z = 0) AND (N = V)	Signed greater than
1101	LE	(Z = 1) OR (N ≠ V)	Signed less than or equal
1110	AL	-	Always (unconditional)
1111	-	-	This instruction can only be executed unconditionally

Condition flags: N, Z, C and V

N – Negative  
Z – Zero  
C – Carry  
V – oVerflow

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 39

### RISC vs. CISC

We'll return to this later (lecture 8)

High-level programming language	High-level programming language	High-level programming language
RISC support high-level lang easy to execute HW	CISC support high-level languages difficult to execute HW	CISC support high-level lang difficult to execute HW (Pentium) SW (Crusoe)
		RISC easy to execute HW

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 40

### Review Questions / Kertauskysymyksiä

Fields of the instruction?

How does CPU know if the integer is 16 b or 32 b?

Meaning of Big-Endian?

Benefits of fixed instruction size vs variable size instruction format?

Millaisista osista konekielinen käsky muodostuu?

Miten CPU tietää onko sen käsittämä kokonaisluku 16-bittinen vai 32-bittinen?

Mitä tarkoittaa Big-Endian?

Mitä hyötyä on kiinteästä käskyformaattista verrattuna vaihtelevanpitaiseen formaattiin?

Computer Organization II, Spring 2010, Tiina Niklander

29.1.2010 41