


Lecture 1

HELSINGIN YLIOPISTO
HELSINGFORS UNIVERSITY
UNIVERSITY OF HELSINKI

Computer systems-overview

Ch 1 - Ch 8 [Sta06]
Some material from
Comp. Org I



John von Neumann
and EDVAC, 1949

Content

- Structure
- OS view point
- Buses
- I/O-controller and memory-mapped I/O
- Memory hierarchy
- I/O layers
- Privileged mode
- Instruction cycle
- Interrupt handling


■ Goal:

- Remind what has already been covered on Comp. Org I

Computer Organization II, Spring 2010, Tina Niklander 19.1.2010 2

Structure of a computer (3)

Hardware vs Software




Control, Processing, Storage, Data movement

(Sta06 Fig 1.4, 1.5, 1.6)

Computer Organization II, Spring 2010, Tina Niklander 19.1.2010 3


Operating System's view point



Computer Organization II, Spring 2010, Tina Niklander 19.1.2010 4

Buses

- Local (*Sisäinen*), System, I/O expansion
- Device controllers (*Laiteohjaimet*), NOTE: Sta06: I/O module




(a) Traditional Bus Architecture

(Sta06 Fig 3.18 a)

Computer Organization II, Spring 2010, Tina Niklander 19.1.2010 5

I/O controller and memory-mapped I/O

(Sta06 Fig 7.3)



- Device driver (*ajuri*) controls the device via controller's registers
- Driver refers to these registers as regular memory locations
 - Common memory references, like in load/store-instructions
 - Controller (*ohjain*) detects its own memory addresses on the bus
 - Device controller ~ 'intelligent' memory location

Computer Organization II, Spring 2010, Tina Niklander 19.1.2010 6

Memory hierarchy

Typical access time		Typical capacity
1 nsec	Registers	<1 KB
2 nsec	Cache	4 MB
10 nsec	Main memory	512-2048 MB
10 msec	Magnetic disk	200-1000 GB
100 sec	Magnetic tape	400-800 GB

Figure 1-9. A typical memory hierarchy. The numbers are very rough approximations.

- Access time (*saantiaika*) (un?) dependent of the location
 - Registers, cache, main memory
 - Block buffering (*lohkopuskurointi*) (OS functionality!)
 - Magnetic and optical storage devices
- File servers (*tiedostopalvelimet*)
 - Network Attached Storage (NAS)
 - Storage Area Network (SAN)

Tan08 Fig 1.9

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 7

Teemu's cheese cake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

0.5 sec (register) 1 sec (cache) 10 sec (memory) 12 days (disk) 4 years (tape)

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 8

CPU execution modes

- Instruction privileges
 - Privileged (*etuokeutetut*) and normal
- Memory protection
 - Memory area marked for a user and controlled access
- User mode (*käyttäjätila*)
 - May use only normal instructions
 - Can refer only to its own memory area
- Kernel mode (*etuokeutettu tila*)
 - Can use all instructions, including the privileges ones
 - May refer to all memory locations, including the kernel data structures of the operating system

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 9

Mode change

- User mode, normal mode → kernel mode, privileged mode
 - Interrupt or special SVC instructions (service request)
 - Interrupt handler checks the right for mode change
- Kernel mode → User mode
 - Privileged instruction, for example IRET (return from interrupt)
 - Returns the control and mode as they were before the mode change
 - Very similar with return from a subroutine

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 10

Layers of the I/O system

Layer	I/O reply	I/O functions
User processes		Make I/O call; format I/O; spooling
Device-independent software		Naming, protection, blocking, buffering, allocation
Device drivers		Set up device registers; check status
Interrupt handlers		Wake up driver when I/O completed
Hardware		Perform I/O operation

(Tan08, Modern Oper. Syst., Fig 5-17)



Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 11

(a) Programmed I/O (Direct I/O) (b) Interrupt-driven I/O (c) Direct memory access

Device driver (*laitajuri*)
Input of a Block of data

(Sta06 Fig 7.4)

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 12



- ### Review Questions
- Course book: at the end of each chapter
 - Answers in the chapter text
 - From earlier courses: (see web)
 - Mainly in Finnish, created in project in earlier courses
 - Create yourself:
 - List the most difficult and/or important issues
 - Think at least about these:
 - Main parts of a computing system?
 - DMA: principles and functionalities?
 - Obligatory hardware and its features?
 - How to make CPU to execute normal user program?
Operating system?
- Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 15

HELSINKIN YLIOPISTO
HELSINKI UNIVERSITY OF TECHNOLOGY

Self-study

Digital logic

Stallings:
Online Chapter 20
Boolean Algebra
Combinational Circuits
Simplification
Sequential Circuits

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 16

Boolean Algebra

- George Boole
 - ideas 1854
- Claude Shannon (gradu)
 - apply to circuit design, 1938
 - "father of information theory"

(piirisuunnittelu)

Topics:

- Describe digital circuitry function
 - programming language?
- Optimise given circuitry
 - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 17

Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
 - binary: AND (·) $A \cdot B = AB$ ja product
 - OR (+) $B + C$ tai sum
 - unary: NOT (̄) \bar{A} ei negation
- Composite operations, equations
 - precedence: NOT, AND, OR
 - parenthesis

$$D = A + \bar{B} \cdot C = A + ((\bar{B})C)$$

integer aritmeittics

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 18

Boolean Algebra

- Other operations
 - XOR (exclusive-or)
 - NAND $A \text{ NAND } B = \text{NOT } (A \text{ AND } B) = \overline{AB}$
 - NOR $A \text{ NOR } B = \text{NOT } (A \text{ OR } B) = \overline{A + B}$
- Truth tables

Boolean Operators							
P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1)

Postulates and Identities

- How can I manipulate expressions?
 - Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws <i>vaihdantalaki osittelulaki</i>
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws
$1 \cdot A = A$	$0 + A = A$	Identity Elements <i>neutraalialkiot</i>
$A \cdot \overline{A} = 0$	$A + \overline{A} = 1$	Inverse Elements <i>alkion ja komplementin tulo ja summa</i>
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	<i>tulo 0'n kanssa, summa 1'n kanssa</i>
$A \cdot A = A$	$A + A = A$	<i>tulo ja summa itsensä kanssa</i>
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws <i>liitännäilaki</i>
$\overline{\overline{A}} = A$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem

(Sta06 Table B.2)

Gates (veräjät / portit)

- Implement basic Boolean algebra operations
- Fundamental building blocks
 - 1 or 2 inputs, 1 output
- Combine to build more complex circuits
 - memory, adder, multiplier, ...
- Gate delay
 - change inputs, after gate delay new output available
 - 1 ns? 10 ns? 0.1 ns?

yhteenlaskupiiri, kertolaskupiiri

A four-bit synchronous 'up' counter

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html>

Describing the Circuit

Boolean equations

$$F = \overline{A}BC + A\overline{B}C + ABC$$

Truth table

inputs			output	
A	B	C	F	
0	0	0	0	
0	0	1	0	
0	1	0	1	
0	1	1	1	
1	0	0	0	
1	0	1	0	
1	1	0	1	
1	1	1	0	

(Sta06 Table 20.3)

Graphical symbols (next slide)

Sum-of-Products, Product-of-sums

Sta06 Fig 20.4

Sta06 Fig 20.6

Simple processor

http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html