


HELSINGIN YLIOPISTO  
HELSINGFORS UNIVERSITET  
UNIVERSITY OF HELSINKI

Lecture 1

## Computer systems-overview

**Ch 1 - Ch 8 [Sta06]**  
Some material from  
Comp. Org I

John von Neumann  
and EDVAC, 1949









## Content

- Structure
- OS view point
- Buses
- I/O-controller and memory-mapped I/O
- Memory hierarchy
- I/O layers
- Privileged mode
- Instruction cycle
- Interrupt handling
  
- Goal:
  - Remind what has already been covered on Comp. Org I

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 2





### Memory hierarchy

Typical access time		Typical capacity
1 nsec	Registers	<1 KB
2 nsec	Cache	4 MB
10 nsec	Main memory	512-2048 MB
10 msec	Magnetic disk	200-1000 GB
100 sec	Magnetic tape	400-800 GB

**Figure 1-9.** A typical memory hierarchy. The numbers are very rough approximations.

- Access time (*saantiaika*) (un?)dependent of the location
  - Registers, cache, main memory
  - Block buffering (*lohkopuskurointi*) (OS functionality!)
  - Magnetic and optical storage devices
- File servers (*tiedostopalvelimet*)
  - Network Attached Storage (NAS)
  - Storage Area Network (SAN)


Tan08 Fig 1.9

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 7

### Teemu's cheese cake


■ Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

*hand*



0.5 sec  
(register)

*table*



1 sec  
(cache)

*refridgerator*




10 sec  
(memory)

*moon*



12 days  
(disk)

*Europa (Jupiter)*



4 years  
(tape)

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 8




The diagram shows two ovals labeled 'user' and 'kernel' connected by two curved arrows pointing in opposite directions, indicating a transition between the two modes.

### CPU execution modes

- Instruction privileges
  - Privileged (*etuoikeutetut*) and normal
- Memory protection
  - Memory area marked for a user and controlled access
- User mode (*käyttäjätila*)
  - May use only normal instructions
  - Can refer only to its own memory area
- Kernel mode (*etuoikeutettu tila*)
  - Can use all instructions, including the privileges ones
  - May refer to all memory locations, including the kernel data structures of the operating system

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 9







The diagram shows two ovals labeled 'user' and 'kernel' connected by two curved arrows. The top arrow points from 'user' to 'kernel' and is labeled 'SVC, INT'. The bottom arrow points from 'kernel' to 'user' and is labeled 'IRET'.

### Mode change

- User mode, normal mode → kernel mode, privileged mode
  - Interrupt or special SVC instructions (service request)
  - Interrupt handler checks the right for mode change
- Kernel mode → User mode
  - Privileged instruction, for example IRET (return from interrupt)
  - Returns the control and mode as they were before the mode change
    - Very similar with return from a subroutine

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 10







## Review Questions

- Course book: at the end of each chapter
  - Answers in the chapter text
- From earlier courses: (see web)
  - Mainly in Finnish, created in project in earlier courses
- Create yourself:
  - List the most difficult and/or important issues
- Think at least about these:
  - Main parts of a computing system?
  - DMA: principles and functionalities?
  - Obligatory hardware and its features?
  - How to make CPU to execute normal user program?  
Operating system?




## Digital logic

### Stallings:

#### Online Chapter 20


Boolean Algebra  
Combinational Circuits  
Simplification  
Sequential Circuits





## Boolean Algebra

- George Boole
  - ideas 1854
- Claude Shannon (gradu)
  - apply to circuit design, 1938
  - “father of information theory”



Topics:

- Describe digital circuitry function (piirisuunnittelu)
  - programming language?
- Optimise given circuitry
  - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 17



## Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
 

■ binary: AND ( · )	$A \bullet B = AB$	ja	product
OR ( + )	$B + C$	tai	sum
■ unary: NOT ( ¯ )	$\bar{A}$	ei	negation
- Composite operations, equations
  - precedence: NOT, AND, OR
  - parenthesis

$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$

integer arithmetics

Computer Organization II, Spring 2010, Tiina Niklander 19.1.2010 18



## Boolean Algebra

- Other operations
  - XOR (exclusive-or)
  - NAND
 
$$A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$$
  - NOR
 
$$A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$$

- Truth tables

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1)

Computer Organization II, Spring 2010, Tiina Niklander
19.1.2010 19



## Postulates and Identities

- How can I manipulate expressions?
  - Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws <i>vaihdantalaki</i>
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws <i>osittelulaki</i>
$1 \cdot A = A$	$0 + A = A$	Identity Elements <i>neutraaliakiot</i>
$A \cdot \overline{A} = 0$	$A + \overline{A} = 1$	Inverse Elements <i>alkion ja komplementin tulo ja summa</i>
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	<i>tulo 0'n kanssa, summa 1'n kanssa</i>
$A \cdot A = A$	$A + A = A$	<i>tulo ja summa itsensä kanssa</i>
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws <i>liitäntälait</i>
$\overline{\overline{A}} = A$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem


(Sta06 Table B.2)

Computer Organization II, Spring 2010, Tiina Niklander
19.1.2010 20




### Gates (veräjät / portit)


NOT




NAND




NOR




AND



OR




- Implement basic Boolean algebra operations
- Fundamental building blocks
  - 1 or 2 inputs, 1 output
- Combine to build more complex circuits
  - memory, adder, multiplier, ...
- Gate delay
  - change inputs, after gate delay new output available
  - 1 ns? 10 ns? 0.1 ns?



*yhteenlaskupiiri,  
kertolaskupiiri*

A four-bit synchronous "up" counter



This flip-flop toggles on every clock pulse  
 This flip-flop toggles only if Q<sub>0</sub> is "high"  
 This flip-flop toggles only if Q<sub>0</sub> AND Q<sub>1</sub> are "high"  
 This flip-flop toggles only if Q<sub>0</sub> AND Q<sub>1</sub> AND Q<sub>2</sub> are "high"

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html> (extra material)

Computer Organization II, Spring 2010, Tiina Niklander



### Describing the Circuit

**Boolean equations**

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$

**Truth table**

inputs			output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta06 Table 20.3)

**Graphical symbols**  
(next slide)

Computer Organization II, Spring 2010, Tiina Niklander

19.1.2010 22

