

**Lecture 12**

**Control Unit (Ohjausyksikkö)**

Ch 16-17 [Sta06]

- Micro-operations
- Control signals (Ohjaussignaali)
- Hardwired control (Langoitettu ohjaus)
- Microprogrammed control (Mikro-ohjelmoitu ohjaus)

**What is control?**

Architecture determines the CPU functionality that is visible to 'programs'

- What is the instruction set?
- What do instructions do?
- What operations, opcodes?
- Where are the operands?
- How to handle interrupts?

Control Unit, CU (ohjausyksikkö) determines how these things happen in hardware (CPU, MEM, bus, I/O)

- What gate and circuit should do what at any given time
- Selects and gives the control signals to circuits in order
- Physical control wires transmit the control signals
  - Timed by clock pulses
  - Control unit decides values of the signals

**Functional requirements for CPU**

- Operations
- Addressing modes
- Registers
- I/O module interface
- Memory module interface
- Interrupt processing structure

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 2

**Control signals**

(Sta06 Fig 16.4)

- Main task: control data transfers
  - Inside CPU: REG ↔ REG, ALU ↔ REG, ALU-ops
  - CPU ↔ MEM (I/O-controller): address, data, control
- Timing (ajoitus), Ordering (järjestys)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 3

**Micro-operations**

- Simple control signals that cause one very small operation (toiminto)
  - E.g. Bits move from reg 1 through internal bus to ALU
- Subcycle duration determined from the longest operation
- During each subcycle multiple micro-operations in action
  - Some can be done simultaneously, if in different parts of the circuits
  - Must avoid resource conflicts
    - WaR or RaW, ALU, bus
  - Some must be executed sequentially to maintain the semantics

Examples of micro-operations:

- MAR ← PC
- MBR ← MEM[MAR]
- PC ← PC + 1
- IR ← (MBR)

If implemented without ALU

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 4

**Instruction cycle (Käskysykli)**

(Sta06 Fig 16.1)

- When micro-operations address different parts of the hardware, hardware can execute them parallel
- See Chapter 12 instruction cycle examples (next slide)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 5

**Instruction fetch cycle (Käskyn noutosykli)**

Example:

- MAR ← PC
- MAR ← MMU(MAR)
- Control Bus ← Reserve
- Control Bus ← Read
- PC ← PC + 1
- MBR ← MEM[MAR]
- Control Bus ← Release
- IR ← MBR

**Execution order? What can be executed parallel? Which micro-ops to same subcycle, which need own cycle?**

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 6

### Instruction cycle


- Operand fetch cycle(s)
  - From register or from memory
  - Address translation
- Execute cycle(s)
  - Execution often in ALU
  - Operands in and control operation
  - Result from output to register /memory
  - flags ← status
- Interrupt cycle(s)
  - See examples (Ch 12): Pentium, PowerPC
  - What to same micro-operation?
  - What micro-ops parallel / sequentially?

**ADD r1,r2,r3:**  
 t1: ALUin1 ← r2  
 t2: ALUin2 ← r3  
 ALUoper ← IR.oper  
 t3: r1 ← ALUout  
 flags ← xxx

**ISZ X, Increment and Skip if zero:**  
 t1: MAR ← IR.address  
 t2: MBR ← MEM[MAR]  
 t3: MBR ← MBR+1  
 t4: MEM[MAR] ← MBR  
 if (MBR=0) then PC ← PC + 1

Conditional operation possible


Computer Organization II, Spring 2009, Tina Niklander 20.4.2009 7



### Instruction cycle control as state-machine (tila-automaatti)

- Functionality of Control Unit can be presented as state-machine
  - State: What stage of the instruction cycle is going on in CPU
  - Substate: timing based, group of micro-operations executed parallel in one (sub)cycle
- Control signals of substate are based on
  - (sub)state itself
  - Fields of IR-register (opcode, operands)
  - Previous results (flags)
  - = Execution
- New state based on previous state and flags
  - Also external interrupts effect the new state
  - = Sequencing

Computer Organization II, Spring 2009, Tina Niklander 20.4.2009 9




### Control signals and micro-operations

Micro-operations	Timing	Active Control Signals
Fetch:	t <sub>1</sub> : MAR ← (PC)	C <sub>2</sub>
	t <sub>2</sub> : MBR ← Memory	C <sub>5</sub> , C <sub>6</sub>
	t <sub>3</sub> : PC ← (PC) + 1	C <sub>7</sub> , C <sub>8</sub>
Indirect:	t <sub>1</sub> : IR ← (MBR)	C <sub>4</sub>
	t <sub>1</sub> : MAR ← (IR(Address))	C <sub>8</sub>
	t <sub>2</sub> : MBR ← Memory	C <sub>5</sub> , C <sub>6</sub>
Interrupt:	t <sub>1</sub> : IR(Address) ← (MBR(Address))	C <sub>4</sub>
	t <sub>1</sub> : MBR ← (PC)	C <sub>1</sub>
	t <sub>2</sub> : MAR ← Save-address PC ← Routine-address	??
	t <sub>3</sub> : Memory ← (MBR)	C <sub>12</sub> , C <sub>W</sub>

C<sub>R</sub> = Read control signal to system bus.  
 C<sub>W</sub> = Write control signal to system bus.

Computer Organization II, Spring 2009, Tina Niklander 20.4.2009 11



Computer Organization II

## Hardwired implementation (Langoitettu ohjaus)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 13

Hardwired control unit  
(Langoitettu ohjausyksikkö)

- Can be used when CU's inputs and outputs fixed
  - Functionality described using Boolean logic
  - CU implemented by one logical circuit
- Eg.  $C_5 = \bar{P} \cdot Q \cdot T_2 + \bar{P} \cdot Q \cdot (LDA) \cdot T_2 + \dots$

Fig 16.3, 16.5 and Tbl 16.1  
 ICC - bits P and Q  
 PQ = 00 Fetch Cycle  
 PQ = 01 Indirect Cycle  
 PQ = 10 Execute Cycle  
 PQ = 11 Interrupt Cycle

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 14


Hardwired control unit

- Decoder (4-to-16)
  - 4-bit instruction code as input to CU
  - Only one signal active at any given stage

I1	I2	I3	I4	O1	O2	O3	O4	O5	O6	O7	O8	O9	O10	O11	O12	O13	O14	O15	O16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

opcode = 5 (bits I1, I2, I3, I4) → signal O11 is true (1)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 15



State transitions (2)

Next state from current state State 0 → State 1 State 1 → S2, S6, S8, S10 State 2 → S5 or ... State 3 → S9 or ... State 4 → State 0 State 5 → State 0 State 6 → State 7 State 7 → State 0 State 8 → State 0 State 9 → State 0 State 10 → State 11 State 11 → State 0	Alternatively, prior state & condition S4, S5, S7, S8, S9, S11 → State 0 _____ → State 1 _____ → State 2 _____ → State 3 _____ → State 4 State 2 & op = SW → State 5 _____ → State 6 State 6 → State 7 _____ → State 8 State 3 & op = JMP → State 9 _____ → State 10 State 10 → State 11
--	--

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 17

Hardwired control

- Control signal Generation in hardware is fast
- Weaknesses
  - CU difficult to design
    - Circuit can become large and complex
  - CU difficult to modify and change
    - Design and 'minimizing' must be done again
- RISC-philosophy makes it a bit easier
  - Simple instruction set makes the design and implementation easier

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 18

Computer Organization II

## Microprogrammed control (Mikro-ohjelmoitu ohjaus)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 19

### Microprogrammed control (Mikro-ohjelmoitu ohjaus)

- Idea 1951: Wilkes Microprogrammed Control
- Execution Engine
  - Execution of one machine instruction (or micro-operation) is done by executing a sequence of microinstructions
  - Executes each microinstruction by generating the control signals indicated by the instruction
- Micro-operations stored in control memory as microinstructions
  - Firmware (laiteohjelmisto)
- Each microinstruction has two parts
  - What will be done during the next cycle?
    - Microinstruction indicates the control signals
    - Deliver the control signals to circuits
  - What is the next microinstruction?
    - Assumption: next microinstruction from next location
    - Microinstruction can contain the address location of next instruction!

Slide 11

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 20

### Microinstructions

- Each stage in instruction execution cycle is represented by a sequence of microinstructions that are executed during the cycle n that stage
- E.g. In ROM memory
  - Microprogram or firmware

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 21

### Horizontal microinstruction

- All possible control signals are represented in a bit vector of each microinstruction
  - One bit for each signal (1=generate, 0=do not generate)
  - Long instructions if plenty of signals used
- Each microinstruction is a conditional branch
  - What status bit(s) checked
  - Address of the next microinstruction

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 22

### Vertical microinstruction

- Control signals coded to number
- Decode back to control signals during execution
- Shorter instructions, but decoding takes time
- Each microinstruction is conditional branch (as with horizontal instructions)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 23

### Execution Engine (Ohjausyksikkö)

- Control Address Register, CAR
  - Which microinstruction next?
    - ~ instr. pointer, "MIPC"
- Control memory
  - Microinstructions
    - fetch, indirect, execute, interrupt
- Control Buffer Register, CBR
  - Register for executing microinstr.
  - ~ instr. register, "MIIR"
  - Generate the signals to circuits
    - Verticals through decoder
- Sequencing Logic
  - Next address to CAR

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 24

### What microinstruction next?

a) Explicit

- Each instruction has 2 addresses
  - In addition the conditions flags that are checked for branching
  - Next instruction from either address (select using the flags)
  - Often just the next location in control memory
    - Why store the address?
    - No time for addition!

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 25

### What microinstruction next?

b) Implicit assumption: next microinstruction from next location in control memory

- Still need the condition flags
- If condition=1, use the address
- Address part not always used
- Wasted space

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 26

### What microinstruction next?

c) Variable format

- Some bits interpreted in two ways
  - 1 b: Address or not
  - Only branch instructions have address
  - Branch instructions do not have control signals
  - If jump, need to execute two microinstructions instead of just one
    - Wasted time?
    - Saved space?

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 27

### What microinstruction next?

d) Address generation during execution

- How to locate the correct microinstruction routine?
  - Control signals depend on the current machine instruction
- Generate first microinstruction address from op-code (mapping + combining/adding)
  - Most-significant bits of address directly from op-code
  - Least-significant bits based on the current situation (0 or 1)
  - Example: IBM 3033 CAR, 13 bit address
    - Op-code gives 8 bits -> each sequence 32 micro-instr.
    - rest 5 bits based on the certain status bits

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 28

### What microinstruction next?

e) Subroutines and residual control

- Microinstruction can set a special return register with 'return address'
  - No context, just one return allowed (one-level only)
  - No nested structure
  - Example: LSI-11, 22 bit microinstruction
    - Control memory 2048 instructions, 11 bit address
    - OP-code determines the first microinstruction address
    - Assumption, next is CAR ← CAR+1
    - Each instruction has a bit: subroutine call or not
    - Call:
      - Store return address (only the latest one available)
      - Jump to the routine (address in the instruction)
    - Return: jump to address in return register

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 29

### Microinstruction coding

- Horizontal? Vertical?
  - Horizontal: fast interpretation
  - Vertical: less bits, smaller space
- Often a compromise, using mixed model
  - Microinstruction split to fields, each fields is used for certain control signals
  - Excluding signal combinations can be coded in the same field
    - NOT: Reg source and destination, two sources – one dest
  - Coding decoded to control signals during execution
    - One field can control decoding of other fields!
- Several shorted coded fields easier for implementation than one long field
  - Several simple decoders

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 30

### Microinstruction coding

- Functional encoding (toiminnottain)
  - Each field controls one specific action
    - Load from accumulator
    - Load from memory
    - Load from ...
- Resource encoding (resurssittain)
  - Each field controls specific resource
    - Load from accumulator
    - Store to accumulator
    - Add to accumulator
    - ... accumulator

Slide Fig 17.11.1

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 31

### Vertical vs. Horizontal Microcode (3)

Slide Fig 17.12

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 32

### Why microprogrammed control?

- ..even when its slower than hardwired control
- Design is simple and flexible
  - Modifications (e.g. expansion of instruction set) can be added very late in the design phase
  - Old hardware can be updated by just changing control memory
    - Whole control unit chip in older machines
  - There exist development environments for microprograms
- Backward compatibility
  - Old instruction set can be used easily
  - Just add new microprograms for new machine instructions
- Generality
  - One hardware, several different instruction sets
  - One instruction set, several different organizations

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 33

### Review Questions / Kertauskysymyksiä

- Hardwired vs. Microprogrammed control?
- How to determine the address of microinstruction?
- What is the purpose of control memory?
- Horizontal vs. vertical microinstruction?
- Why not to use microprogrammed control?
- IA-64 control vs. microprogrammed vs. hardwired?

- Langoitettu vs. mikro-ohjelmitu toteutus?
- Kuinka mikrokäskyn osoite määräytyy?
- Mihin tarvitaan kontrollimuistia?
- Horizontaalinen vs. vertikaalinen mikrokäskey?
- Miksi ei mikro-ohjelmitointia?
- IA-64 kontrolli vs. mikro-ohjelmitointi vs. langoitettu kontrolli?

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 34

### Computer Organization II

Päätöskoita olivat

- Digitaalilogiikka
- Väylät, välimuisti, keskusmuisti
- Virtuaalimuistin osoitemuunnos, TLB
- ALU: kokonais- ja liukulukuaritmetiikka
- Käskykannoista: operaatiot ja osoittaminen
- CPU:n rakenne ja liukuhihna
- Hyppyjen ennustus, datariippuvuudet
- RISC & superskalaari CPU, nimirippuvuudet
- IA-64: Explicit Parallel Instruction Computing
- Langoitettu vs. mikro-ohjelmitu ohjaus

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 35

### Problem

- Moore's Law will not give us faster processors (any more)
- But it gives us now more processors on one chip
  - Multicore CPU
  - Chip-level multiprocessor (CMP)

Herb Sutter, "A Fundamental Turn Toward Concurrency in SW", Dr. Dob's Journal, 2005. (click)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 36

