

Control Unit (Ohjausyksikkö)

Ch 16-17 [Sta06]

- Micro-operations
- Control signals (*Ohjaussignaalit*)
- Hardwired control (*Langoitettu ohjaus*)
- Microprogrammed control (*Mikro-ohjelmoitu ohjaus*)

What is control?

Functional requirements for CPU

- Operations
- Addressing modes
- Registers
- I/O module interface
- Memory module interface
- Interrupt processing structure

Architecture determines the CPU functionality that is visible to 'programs'

- What is the instruction set?
- What do instructions do?
- What operations, opcodes?
- Where are the operands?
- How to handle interrupts?

Control Unit, CU (*ohjausyksikkö*) determines how these things happen in hardware (CPU, MEM, bus, I/O)

- What gate and circuit should do what at any given time
- Selects and gives the control signals to circuits in order
- Physical control wires transmit the control signals
 - Timed by clock pulses
 - Control unit decides values of the signals

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 2

Control signals

(Sta06 Fig 16.4)

The diagram shows the Control Unit (CU) receiving several inputs: an Instruction register, Flags, and a Clock. It has three main output paths: Control signals within CPU (to ALU, REG, etc.), Control signals from control bus, and Control signals to control bus. The Control Unit also receives Control signals from control bus as input.

Main task: control data transfers

- Inside CPU: REG ↔ REG, ALU ↔ REG, ALU-ops
- CPU ↔ MEM (I/O-controller): address, data, control

Timing (ajoitus), Ordering (järjestys)

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 3

Micro-operations

Simple control signals that cause one very small operation (*toiminto*)

- E.g. Bits move from reg 1 through internal bus to ALU
- Subcycle duration determined from the longest operation
- During each subcycle multiple micro-operations in action
 - Some can be done simultaneously, if in different parts of the circuits
 - Must avoid resource conflicts
 - WaR or RaW, ALU, bus
 - Some must be executed sequentially to maintain the semantics

If implemented without ALU

(1: MAR ← PC
2: MBR ← MEM[MAR]
3: PC ← PC + 1
4: IR ← (MBR))

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 4

Instruction cycle (Käskysyklki)

(Sta06 Fig 16.1)

The diagram illustrates the hierarchical nature of the instruction cycle. At the top is 'Program Execution', which branches into multiple parallel 'Instruction Cycle' blocks. Each 'Instruction Cycle' block contains four stages: 'Fetch', 'Indirect', 'Execute', and 'Interrupt'. Below these stages are four groups of micro-operations (μOPs): 'Fetch' (μOP1, μOP2, μOP3), 'Indirect' (μOP4, μOP5), 'Execute' (μOP6, μOP7, μOP8), and 'Interrupt' (μOP9, μOP10).

When micro-operations address different parts of the hardware, hardware can execute them parallel

See Chapter 12 instruction cycle examples (next slide)

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 5

Instruction fetch cycle (Käskyn noutosyklki)







Example:

- 1: MAR ← PC
- 2: MAR ← MMU(MAR)
- 3: Control Bus ← Reserve
- 4: Control Bus ← Read
- 5: PC ← PC + 1
- 6: MBR ← MEM[MAR]
- 7: Control Bus ← Release
- 8: IR ← MBR

Execution order? What can be executed parallel?
Which micro-ops to same subcycle, which need own cycle?

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 6





Computer Organization II

Hardwired implementation (*Langoitettu ohjaus*)


Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 13

Hardwired control unit
(Langoitettu ohjausyksikkö)

- Can be used when CU's inputs and outputs fixed
 - Functionality described using Boolean logic
 - CU implemented by one logical circuit
- Eg. $C_5 = \bar{P} \cdot \bar{Q} \cdot T_2 + \bar{P} \cdot Q \cdot (LDA) \cdot T_2 + \dots$

Fig 16.3, 16.5 and Tbl 16.1

ICC - bits P and Q
 PQ = 00 Fetch Cycle
 PQ = 01 Indirect Cycle
 PQ = 10 Execute Cycle
 PQ = 11 Interrupt Cycle



(Sta06 Fig 16.10)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 14



Hardwired control unit


- Decoder (4-to-16)
 - 4-bit instruction code as input to CU
 - Only one signal active at any given stage

11	12	13	14	01	02	03	04	05	06	07	08	09	010	011	012	013	014	015	016
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

opcode = 5 (bits I1, I2, I3, I4) → signal O11 is true (1) (Sta06 Table 16.3)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 15

Finite State Diagram



0 lfetch
 1 Rfetch/Decode
 2 AdrCal
 3 LWmem
 4 LWwr
 5 SWMem
 6 RExec
 7 Rfinis
 8 BrComplete
 9 OriExec
 10 OriFinish

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 16



State transitions (2)

Next state from current state

- State 0 → State1
- State 1 → S2, S6, S8, S10
- State 2 → S5 or ...
- State 3 → S9 or ...
- State 4 → State 0
- State 5 → State 0
- State 6 → State 7
- State 7 → State 0
- State 8 → State 0
- State 9 → State 0
- State 10 → State 11
- State 11 → State 0

Alternatively, prior state & condition

S4, S5, S7, S8, S9, S11 → State0	→ State1
_____	→ State 2
_____	→ State 3
_____	→ State 4
State2 & op = SW	→ State 5
_____	→ State 6
State 6	→ State 7
_____	→ State 8
State3 & op = JMP	→ State 9
_____	→ State 10
State 10	→ State 11

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 17

Hardwired control

- Control signal Generation in hardware is fast
- Weaknesses
 - CU difficult to design
 - Circuit can become large and complex
 - CU difficult to modify and change
 - Design and 'minimizing' must be done again
- RISC-philosophy makes it a bit easier
 - Simple instruction set makes the design and implementation easier

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 18

Comp. Org II, Spring 2009

3

Computer Organization II

Microprogrammed control (Mikro-ohjelmoitu ohjaus)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 19

**Microprogrammed control
(Mikro-ohjelmoitu ohjaus)**

- Idea 1951: Wilkes Microprogrammed Control
- Execution Engine
 - Execution of one machine instruction (or micro-operation) is done by executing a sequence of microinstructions
 - Executes each microinstruction by generating the control signals indicated by the instruction
- Micro-operations stored in control memory as microinstructions
 - Firmware (laiteohjelmisto)
- Each microinstruction has two parts
 - What will be done during the next cycle?
 - Microinstruction indicates the control signals
 - Deliver the control signals to circuits
 - What is the next microinstruction?
 - Assumption: next microinstruction from next location
 - Microinstruction can contain the address location of next instruction!

Sta06 Table 16.1
(slide 11)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 20

Microinstructions

- Each stage in instruction execution cycle is represented by a sequence of microinstructions that are executed during the cycle n that stage
- E.g. In ROM memory
 - Microprogram or firmware

(Sta06 Fig 17.2)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 21

Horizontal microinstruction

- All possible control signals are represented in a bit vector of each microinstruction
 - One bit for each signal (1=generate, 0=do not generate)
 - Long instructions if plenty of signals used
- Each microinstruction is a conditional branch
 - What status bit(s) checked
 - Address of the next microinstruction

(Sta06 Fig 17.1 a)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 22

Vertical microinstruction

- Control signals coded to number
- Decode back to control signals during execution
- Shorter instructions, but decoding takes time
- Each microinstruction is conditional branch (as with horizontal instructions)

(Sta06 Fig 17.1 b)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 23

**Execution Engine
(Ohjausyksikkö)**

- Control Address Register, CAR
 - Which microinstruction next?
 - ~ instr. pointer, "MiPC"
- Control memory
 - Microinstructions
 - fetch, indirect, execute, interrupt
- Control Buffer Register, CBR
 - Register for executing microinstr.
 - ~ instr. register, "MiIR"
 - Generate the signals to circuits
 - Verticals through decoder
- Sequencing Logic
 - Next address to CAR

ALU Flags Clock

Read







Control Signals Within CPU

Control Signals to System Bus

Control Unit Decoder Control Address Register Sequencing Logic Control Memory Control Buffer Register Decoder Next Address Controlled

(Sta06 Fig 17.4)

Computer Organization II, Spring 2009, Tiina Niklander 20.4.2009 24



Microinstruction coding

- Functional encoding (toiminnoittain)
 - Each field controls one specific action
 - Load from accumulator
 - Load from memory
 - Load from ...
- Resource encoding (ressurseittain)
 - Each field controls specific resource
 - Load from accumulator
 - Store to accumulator
 - Add to accumulator
 - ... accumulator

(Sta06 Fig 17.11)

(a) Direct encoding

(b) Indirect encoding

20.4.2009 31

Simple register transfers

0 1 0 1	0 1 0 1	0 1 0 1
0 0 1 0	0 0 1 0	0 0 1 0
0 1 0 1	0 1 0 1	0 1 0 1

Register select

MDR ← Register
Register ← MDR
MAR ← Register

Memory operations

0 1 1 0	0 1 1 0	0 1 1 0
0 1 0 1	0 1 0 1	0 1 0 1
0 1 1 0	0 1 1 0	0 1 1 0

Read
Write

Field definition

- 1 - register transfer
- 2 - memory operation
- 3 - sequencing operation
- 4 - ALU operation
- 5 - register selection
- 6 - Constant

(Sta06 Fig 17.12)

(b) Horizontal microinstruction format

Vertical vs. Horizontal Microcode (3)

Next microinstruction address (CAR = CSAR)
Assumption: CAR = CAR + 1

(a) Vertical microinstruction format (by resource)

20.4.2009 32

Why microprogrammed control?

- ..even when its slower than hardwired control
- Design is simple and flexible
 - Modifications (e.g. expansion of instruction set) can be added very late in the design phase
 - Old hardware can be updated by just changing control memory
 - Whole control unit chip in older machines
 - There exist development environments for microprograms
- Backward compatibility
 - Old instruction set can be used easily
 - Just add new microprograms for new machine instructions
- Generality
 - One hardware, several different instruction sets
 - One instruction set, several different organizations

20.4.2009 33

Computer Organization II, Spring 2009, Tiina Niklander

Review Questions / Kertauskysymyksiä

- Hardwired vs. Microprogrammed control?
- How to determine the address of microinstruction?
- What is the purpose of control memory?
- Horizontal vs. vertical microinstruction?
- Why not to use microprogrammed control?
- IA-64 control vs. microprogrammed vs. hardwired?

Langoitettu vs. mikro-ohjelmoitu toteutus?

Kuinka mikrokäsky osoite määrityy?

Mihin tarvitaan kontrollimistä?

Horisontaalinen vs. vertikaalinen mikrokäsky?

Miksi ei mikro-ohjelointia?

IA-64 kontrolli vs. mikro-ohjelointi vs. langoitettu kontrolli?

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 34

Computer Organization II

- Pääotsikoita olivat
 - Digitaalilogiikka
 - Väylät, välimuisti, keskusmuisti
 - Virtuaalimuistin osoitemuunnos, TLB
 - ALU: kokonais- ja liukulukuaritmetiikka
 - Käskykannoista: operaatiot ja osoittaminen
 - CPU:n rakenne ja liukuhinta
 - Hyppijen ennustus, datariippuvuudet
 - RISC & superskalaari CPU, nimiriippuvuudet
 - IA-64: Explicit Parallel Instruction Computing
 - Langoitettu vs. mikro-ohjelmoitu ohjaus

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 35

Problem

- Moore's Law will not give us faster processors (any more)
 - But it gives us now more processors on one chip
 - Multicore CPU
 - Chip-level multiprocessor (CMP)

Herb Sutter, "A Fundamental Turn Toward Concurrency in SW", Dr. Dobb's Journal, 2005. [click](http://www.dj.com/web-development/184405990/sessionid=BW05DMAOT3ZGQSNLPCXKHOCJUNN2/JV?_requestid=1416784)

Nämä kalvet esitetty Kerolan julkaisuohjelmointikursilla

Clock Speed (MHz)

Transistors (M)


http://www.dj.com/web-development/184405990/sessionid=BW05DMAOT3ZGQSNLPCXKHOCJUNN2/JV?_requestid=1416784

Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 36


Comp. Org II, Spring 2009

6



Computer Organization II, Spring 2009, Tiina Niklander

20.4.2009 37



20.4.2009 38