


HELSINGIN YLIOPISTO
HELSINGFORS UNIVERSITET
UNIVERSITY OF HELSINKI


Lecture 10

Superscalar- processing

Stallings: Ch 14

- Instruction dependences
- Register renaming
- Pentium / PowerPC






Superscalar processors

- Goal
 - Concurrent execution of scalar instructions
- Several independent pipelines
 - Not just more stages in one pipeline
 - Own functional units in each pipeline


Reference	Speedup
[TJAD70]	1.8
[KUCK72]	8
[WEIS84]	1.58
[ACOS86]	2.7
[SOHI90]	1.8
[SMIT89]	2.3
[JOUN89b]	2.2
[LEE91]	7



(Sta06 Fig 14.1, Tbl 14.1)

Computer Organization II, Spring 2009, Tiina Niklander

16.4.2009 2



Superscalar processor

- Efficient memory usage
 - Fetch several instruction at once, prefetching (*ennaltanouto*)
 - Data fetch and store (read and write)
 - Concurrency
- Several instructions of the same process executed concurrently on different pipelines
 - Select executable instruction from the prefetched one following a policy (in-order issue/out-of-order issue)
- Finish more than one instruction during each cycle
 - Instructions may complete in different order than started (out-of-order completion)
- When can an instruction finish before the preceding ones?

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 4

Known dependencies (*riippuvuus*)


```
add r1,r2
  ↓
move r3,r1
```


- True Data/Flow Dependency (*datariippuvuus*)
 - write-read (Read after Write, RaW)
 - The latter instruction needs data from former instruction
- Procedural/Control Dependency (*kontrolliriippuvuus*)


```
JNZ R2, 100
ADD R1, =1
```

 - Instruction after the jump executed only, when jump does not happen
 - Superscalar pipeline has more instructions to waste
 - Variable-length instructions: some additional parts known only during execution
- Resource Conflict (*Resurssiriippuvuus*)
 - One or more pipeline stage needs the same resource
 - Memory buffer, ALU, access to register file, ...

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 5





New dependencies

- Output Dependency (*Kirjoitusriippuvuus*)
 - write-after-write (WaW)
 - Two instructions alter the same register or memory location, the latter in the original code must stay
- Antidependency, Read-write dependency (*Antiriippuvuus*)
 - Write-after-read (WaR)
 - The former instruction must be able to fetch the register content, before the latter stores new value there
- Alias?
 - Two registers use indirect references to the same memory location?
 - Different virtual address, same physical address?
 - What is visible on instruction level (before MMU)?

```
load r1, X
add r2, r1, r3
add r1, r4, r5
```

```
move r2, r1
add r1, r4, r5
```

```
store R5, 40(R1)
load R6, 0(R2)
```

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 7



Dependencies

■ i: "write" R1
.....
j: "read" R1

data dependency

In data dependency instruction j cannot be executed before instr. i!

■ i: "read" R1
.....
j: "write" R1


antidependency

Anti- and output dependency allow change in execution order for instructions i and j, but afterwards must be checked that the right value and result remains

■ i: "write" R1
.....
j: "write" R1

output dependency


Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 8



How to handle dependencies?

- Starting point
 - All dependences must be handled one way or other
- Simple solution (as before)
 - **Special hardware** detects dependency and force the pipeline to wait (bubble)
- Alternative solution
 - **Compiler** generates instructions in such a way that there will be NO dependencies
 - No special hardware
 - simpler CPU that need not detect dependencies
 - Compiler must have very detailed and specific information about the target processor's functionality

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 9





Parallelism (*rinnakkaisuus*)


```
load r1 ← r2
add r3 ← r3+1
add r4 ← r4, r2
```

- Instruction-level parallelism (*käskytason rinnakkaisuus*)
 - Independent instructions of a sequence can be executed in parallel by overlapping
 - Theoretical upper limit for parallel execution of instructions
 - Depends on the code itself
- Machine parallelism (*konetason rinnakkaisuus*)
 - Ability of the processor to execute instructions parallel
 - How many instructions can be fetched and executed at the same time?
 - ~ How many pipelines can be used
 - Always smaller than instruction-level parallelism
 - Cannot exceed what instructions allow, but can limit the true parallelism
 - Dependences, bad optimization?

```
add r3 ← r3+1
add r4 ← r3, r2
load r0 ← r4
```

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 10






In-order issue, in-order complete

- Traditional sequential execution order
- No need for instruction window
- Instructions dispatched to pipelines in original order
 - Compiler handles most of the dependencies
 - Still need to check dependencies, if needed add bubbles
 - Can allow overlapping on multiple pipelines
- Instructions complete and commit in original order
 - Cannot pass, overtake (*ohittaa*) on other pipeline
 - Several instructions can complete at same time
 - Commit/Abort

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 13



In-order issue, in-order complete

Fetch 2 instructions at the same time
 I1 needs 2 cycles for execution
 I3 and I4: resource dependency
 I5 (consume) and I4 (produce): data dependency
 I5 and I6: resource dependency

Decode	
I1	I2
I3	I4
I3	I4
	I4
I5	I6
	I6

Execute	
I1	I2
I1	
	I3
	I4
I5	
I6	

Write	
I1	I2
I3	I4
I5	I6

Cycle
1
2
3
4
5
6
7
8

(Sta06 Fig 14.4a)

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 14

In-order issue, out-of-order complete

- Like previous, but
 - Allow commit in different order than issued order (allow passing)
 - Clear write and antidep. before writing the results

Fetch 2 instructions at the same time
 I1 needs 2 cycles for execution
 I3 and I4: resource dependency
 I5 (consume) and I4 (produce): data dep.
 I5 and I6: resource dependency

Decode	Execute	Write	Cycle	Output dependency
I1 I2	I1 I2	I2 I3	1	1: R3 ← R3 op R5
I3 I4	I1 I3 I4	I1 I3	2	2: R4 ← R3 + 1
I5 I6	I5 I6	I4 I5	3	3: R3_ ← R5 + 1
		I6	4	4: R7 ← R3 op R4
			5	
			6	
			7	

(Sta06 Fig 14.4b) 16.4.2009 15

Out-of-order issue, out-of-order complete

- Dispatch instruction for execution in any suitable order
 - Need instruction window
 - Processor looks ahead (at the future instructions)
 - Must consider the dependencies during dispatch
- Allow instructions to complete and commit in any suitable order
 - Check and clear write and antidependencies


Anti dependency

I1: R3 ← R3 op R5
I2: R4 ← R3 + 1
I3: R3_ ← R5 + 1
I4: R7 ← R3 op R4

I3 must not write to R3, before I1 has read the content

True superscalar processor

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 16



Register renaming *(rekistereiden uudelleennimeäminen)*

- One cause for some of the dependencies is the usage of names
 - The same name could be used for several independent elements
 - Thus, instructions have unneeded write and antidependencies
 - Causing unnecessary waits

$$\begin{array}{l}
 R3 \leftarrow R3 + R5 \\
 R4 \leftarrow R3 + 1 \\
 R3 \leftarrow R5 + 1 \\
 R7 \leftarrow R3 + R4
 \end{array}$$

- Solution: Register renaming
 - Hardware must have more registers (than visible to the programmer and compiler)
 - Hardware allocates new real registers during execution in order to avoid name-based dependencies (nimiriippuvuus)
- Need
 - More internal registers (register files, register set), e.g. Pentium II has 40 working registers
 - Hardware that is capable of allocating and managing registers and performing the needed mapping

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 18

Register renaming

Output dependency (WaW):
(Kirjoitusriippuvuus)
 i3 must not finish before i1

Anti dependency (RaW):
(antiriippuvuus)
 i3 must not finish before i2
 has read the value from R3

Rename R3 use work registers
 R3a, R3b, R3c
 Other registers similarly:
 R4b, R5a, R7b

No more dependencies
 based on names!

$$R3 \leftarrow R3 + R5 \quad (i1)$$

$$R4 \leftarrow R3 + 1 \quad (i2)$$

$$R3 \leftarrow R5 + 1 \quad (i3)$$

$$R7 \leftarrow R3 + R4 \quad (i4)$$

$$R3b \leftarrow R3a + R5a \quad (i1)$$


$$R4b \leftarrow R3b + 1 \quad (i2)$$

$$R3c \leftarrow R5a + 1 \quad (i3)$$

$$R7b \leftarrow R3c + R4b \quad (i4)$$

Why R3a and R3b?

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 19





Superscalar – conclusion



Sta06 Fig 14.6


- Several functionally independent units
- Efficient use of memory hierarchy
 - Allows parallel memory fetch and store
- Instruction prefetch (*käskyjen ennaltanouto*)
 - Branch prediction (*hyppyjen ennustaminen*)
- Hardware-level logic for dependency detections
 - Circuits to pass information for other functional unit at the same time as storing to register or memory
- Hardware-level logic to dispatch several independent instructions
 - Dependencies → dispatching order
- Hardware-level logic to maintain correct completion order (*valmistumisjärjestys*)
 - Dependencies → commit-order



Computer Organization II


Pentium 4





Sta06 Fig 14.9a-d


Generation of μ ops



- a) Fetch IA-32 instruction from L2 cache and generate μ ops to L1
 - Uses Instruction Lookaside Buffer (I-TLB)
 - and Branch Target Buffer (BTB)
 - four-way set-associative cache, 512 lines
 - 1-4 μ ops (=118 bit RISC) per instruction (most cases), if more then stored to microcode ROM
- b) Trace Cache Next Instruction Pointer - instruction selection
 - Dynamic branch prediction based on history (4-bit)
 - Static branch prediction, if no history information available
 - backward, predict "taken"
 - forward, predict "not taken"
- c) Fetch instruction from L1-level trace cache
- d) Drive – wait (instruction from trace cache to rename/allocator)


Computer Organization II, Spring 2009, Tiina Niklander

16.4.2009 25



Sta06 Fig 14.9e

Resource allocation




- e) Allocate resources
 - 3 micro-operations per cycle
 - Allocate an entry from Reorder Buffer (ROB) for the μ ops (126 entries available)
 - Allocate one of the 128 internal work registers for the result
 - And, possibly, one load (of 48) OR store (of 24) buffer
- f) Register renaming
 - Clear 'name dependencies' by remapping registers (16 architectural regs to 128 physical registers)
 - If no free resource, wait (\rightarrow out-of-order)


- ROB-entry contains bookkeeping of the instruction progress
 - Micro-operation and the address of the original IA-32 instr.
 - State: scheduled, dispatched, completed, ready
 - Register Alias Table (RAT):
 - which IA-32 register \rightarrow which physical register

Computer Organization II, Spring 2009, Tiina Niklander

16.4.2009 26




Window of Execution




Sta06 Fig 14.9F-h

- g) Micro-Op Queueing
 - 2 FIFO queues for μ ops
 - One for memory operations (load, store)
 - One for everything else
 - No dependencies, proceed when room in scheduling
- h) Micro-Op Scheduling
 - Retrieve μ ops from queue and dispatch for execution
 - Only when operands ready (check from ROB-entry)
- i) Dispatching
 - Check the first instructions of FIFO-queues (their ROB-entries)
 - If execution unit needed is free, dispatch to that unit
 - Two queues \rightarrow out-of-order issue
 - max 6 micro-ops dispatched in one cycle
 - ALU and FPU can handle 2 per cycle
 - Load and store each can handle 1 per cycle

Computer Organization II, Spring 2009, Tiina Niklander
16.4.2009 27




Integer and FP Units



Sta06 Fig 14.9I-I

- j) Get data from register or L1 cache
- k) Execute instruction, set flags (*lipuke*)
 - Several pipelined execution units
 - 2 * Alu, 2 * FPU, 2 * load/store
 - E.g. fast ALU for simple ops, own ALU for multiplications
 - Result storing: in-order complete
 - Update ROB, allow next instruction to the unit
- l) Branch check
 - What happen in the jump /branch instruction
 - Was the prediction correct?
 - Abort in correct instruction from the pipeline (no result storing)
- m) Drive – update BTB with the branch result


Computer Organization II, Spring 2009, Tiina Niklander
16.4.2009 28



Pentium 4 Hyperthreading

- One physical IA-32 CPU, but 2 logical CPUs
- OS sees as 2 CPU SMP (symmetric multiprocessing)
 - Processors execute different processes or threads
 - No code-level issues
 - OS must be capable to handle more processors (like scheduling, locks)
- Uses CPU wait cycles
 - Cache miss, dependences, wrong branch prediction
- If one logical CPU uses FP unit the other one can use INT unit
 - Benefits depend on the applications

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 29



Pentium 4 Hyperthreading


- Duplicated (*kahdennettu*)
 - IP, EFLAGS and other control registers
 - Instruction TLB
 - Register renaming logic
- Split (*puolitettu*)
 - No monopoly, non-even split allowed
 - Reordering buffers (ROB)
 - Micro-op queues
 - Load/store buffers
- Shared (*jaettu*)
 - Register files (128 GPRs, 128 FPRs)
 - Caches: trace cache, L1, L2, L3
 - Registers needed during μ ops execution
 - Functional units: 2 ALU, 2 FPU, 2 ld/st-units

Sta06 Fig 14.7

Sta06 Fig 14.8

Intel Nehalem arch:
8 cores on one chip,
1-16 threads (820
million transistors)
First lauched processor
Core i7 (Nov 2008)


Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 30



Computer Organization II


PowerPC

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 31




PowerPC 601

- Instruction fetch unit
 - Prefetch up to 8 instructions (a' 32b) at a time from cache
- Dispatch unit
- 3 execution units: integer, floating-point, branch processing



(Sta06 Fig 14.10)

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 32




Dispatch unit

= (Käskyjen suoritukseen valinta)

- 4 element Instruction buffer + (valintaikkuna)
4 element dispatch buffer = window of execution
- Dispatching instruction from buffer
 - To Integer unit only the top-most element
 - To other units, closest-to-top element
 - out-of-order issue
 - Superscalar degree is 3
- If dependency detected ->stall, bubble
- Hardware-level logic to calculate prefetch address
 - Instructions from jump destination can be fetched even before the instruction is executed

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 34



Instruction execution See Sta06 Fig 14.11


- Changes to regs /memory in “Write Back” stage
- ALU operations store to CR-register (condition register)
 - 8 field a' 4 b, multiple (earlier) condition codes
- Floating-point operations need more cycles

The diagram illustrates the instruction execution pipeline for four types of instructions:

Branch Instructions	Fetch	Dispatch Decode Execute Predict				
Integer Instructions	Fetch	Dispatch Decode	Execute	Writeback		
Load/store Instructions	Fetch	Dispatch Decode	Addr gen	Cache	Writeback	
Floating-point Instructions	Fetch	Dispatch	Decode	Execute1	Execute2	Writeback

(Sta06 Fig 14.12)

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 35



Branch processing

- GOAL: Zero cycle branches
 - No effect on the execution pace of other units
 - No need to clear pipeline or reject results!
- Branch target address generated already in the instruction buffer, before execution!
- Branching logic:
 - Unconditional branch, jump → taken (no choice)
 - Conditional branch and CR-register contains the result based on the result → taken / not taken
 - Unknown results: speculate
 - backwards → taken, forwards → not taken
- Speculation failed: abort instruction before “writeback”

Computer Organization II, Spring 2009, Tiina Niklander 16.4.2009 36

Branching

```

if (a > 0)
    a = a + b + c + d + e;
else
    a = a - b - c - d - e;
    
```

```

#r1 points to a,
#r1+4 points to b,
#r1+8 points to c,
#r1+12 points to d,
#r1+16 points to e.
lwz    r8=a(r1)      #load a
lwz    r12=b(r1,4)  #load b
lwz    r9=c(r1,8)   #load c
lwz    r10=d(r1,12) #load d
lwz    r11=e(r1,16) #load e
cmpi   cr0=r8,0     #compare immediate
bc     ELSE,cr0/gt=false #branch if bit false

IF:
add    r12=r8,r12   #add
add    r12=r12,r9   #add
add    r12=r12,r10  #add
add    r4=r12,r11   #add
stw    a(r1)=r4     #store
b      OUT          #unconditional branch

ELSE:
subf   r12=r12,r8   #subtract
subf   r12=r12,r9   #subtract
subf   r12=r12,r10  #subtract
subf   r4=r12,r11   #subtract
stw    a(r1)=r4     #store

OUT:
    
```

(Sta06 Fig 14.13)

Computer Organization II, Spring 2009, Tiina Niklander
16.4.2009 37

Branching

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lwz r8=a(r1)	F	D	E	C	W											
lwz r12=b(r1,4)	F	.	D	E	C	W										
lwz r9=c(r1,8)	F	.	.	D	E	C	W									
lwz r10=d(r1,12)	F	.	.	.	D	E	C	W								
lwz r11=e(r1,16)	F	D	E	C	W							
cmpi cr0=r8,0	F	D	E								
bc ELSE,cr0/gt=false	F	.	.	.	S	.	.	.	E	W						
IF: add r12=r8,r12	F	D'	E	W						
add r12=r12,r9			F	D	E	W					
add r12=r12,r10			F	D	E	W				
add r4=r12,r11			F	F	D	E	W			
stw a(r1)=r4										F	.	.	D	E	C	
b OUT																
ELSE: subf r12=r8,r12																
subf r12=r12,r9																
subf r12=r12,r10																
subf r4=r12,r11																
stw a(r1)=r4																
OUT:																

(a) Correct prediction: Branch was not taken

(Sta06 Fig 14.14a)

Computer Organization II, Spring 2009, Tiina Niklander
16.4.2009 38

Branching

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lwz r8=a(r1)	F	D	E	C	W											
lwz r12=b(r1,4)	F	.	D	E	C	W										
lwz r9=c(r1,8)	F	.	.	D	E	C	W									
lwz r10=d(r1,12)	F	.	.	.	D	E	C	W								
lwz r11=e(r1,16)	F	D	E	C	W							
cmpi cr0=r8,0	F	D	E							
bc ELSE,cr0/gt=false	F	.	.	.	S											
IF: add r12=r8,r12	F	D'	E'	(no W)						
add r12=r12,r9									D'	E'	(no W)					
add r12=r12,r10																
add r4=r12,r11																
stw a(r1)=r4																
b OUT																
ELSE: subf r12=r8,r12									F	D	E	W				
subf r12=r12,r9									F	.	D	E	W			
subf r12=r12,r10									F	.	.	D	E	W		
subf r4=r12,r11									F	.	.	.	D	E	W	
stw a(r1)=r4									F	D	E	C
OUT:																

(b) Incorrect prediction: Branch was taken

(Sta06 Fig 14.14b)

64b architecture

PowerPC 620

The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
 Levitan, D.; Thomas, T.; Tu, P.;
 Compton '95. Technologies for the Information Superhighway',
 Digest of Papers. 5-9 March 1995 Page(s):285 - 291

- 6 independent execution units
 - Instruction unit (dispatcher)
 - 3 integer units
 - Load/Store unit
 - FP unit (floating-point)
- Max 4 instructions executed concurrently
- Reservation stations
 - Each unit has two or more units
 - If instruction cannot progress (due dependencies) it waits in this unit and does not delay later instructions
- Renaming: 8 integer and 12 FP extra registers
 - Reduces dependencies
 - Temporal storage of partial results
- In-order-complete
 - max 4 instructions at a time

(HePa96 Fig. 4.49)



PowerPC 620

- Branching logic
 - 256 entries in branch target buffer (BTB)
 - Set-associative, set size 2
 - 2048 entries in branch history table
 - Used only if branch target is in BTB
- Speculative execution of max 4 unresolved branch instructions
- Results in the extra (renaming) registers
 - Commit: copy to actual target register
 - Abort: release register for other use



Review Questions / Kertauskysymyksiä

- Differences / similarities of superscalar and trad. pipeline?
- What new problems must be solved?
- How to solve those?
- What is register renaming and why it is used?

- Miten superskalaaritoteutus eroaa tavallisesta liukuhihnoitetusta toteutuksesta?
- Mitä uusia rakenteesta johtuvia ongelmia tulee ratkottavaksi?
- Miten niitä ongelmia ratkotaan?
- Mitä tarkoittaa rekistereiden uudelleennimeäminen ja mitä hyötyä siitä on?