


# **Superscalar- processing**

**Stallings: Ch 14** 

Instruction dependences

Register renaming

Pentium / PowerPC






### **Superscalar processors**

- Goal
  - Concurrent execution of scalar instructions
- Several independent pipelines
  - Not just more stages in one pipeline
  - Own functional units in each pipeline

| Reference | Speedup |
|-----------|---------|
| [TJAD70]  | 1.8     |
| [KUCK72]  | 8       |
| [WEIS84]  | 1.58    |
| [ACOS86]  | 2.7     |
| [SOHI90]  | 1.8     |
| [SMIT89]  | 2.3     |
| [JOUP89b] | 2.2     |
| [LEE91]   | 7       |




Instructionlevel parallelism

(Sta06 Fig 14.1, Tbl 14.1)



### Superscalar





### Superscalar processor

- Efficient memory usage
  - Fetch several instruction at once, prefetching (ennaltanouto)
  - Data fetch and store (read and write)
  - Concurrency
- Several instructions of the <u>same</u> process executed concurrently on different pipelines
  - Select executable instruction from the prefetched one following a policy (in-order issue/out-of-order issue)
- Finish more than one instruction during each cycle
  - Instructions may complete in different order than started (out-of-order completion)
- When can an instruction finish before the preceeding ones?



### Known dependencies (riippuvuus)




- True Data/Flow Dependency (datariippuvuus)
  - write-read (Read after Write, RaW)
  - The latter instruction needs data from former instruction.
- Procedural/Control Dependency (kontrolliriippuvuus)
  - Instruction after the jump executed only, when jump does not happen

JNZ R2, 100 ADD R1, =1

- Superscalar pipeline has more instructions to waste
- Variable-length instructions: some additional parts known only during execution
- Resource Conflict (Resurssiriippuvuus)
  - One or more pipelilne stage needs the same resource
  - Memory buffer, ALU, access to register file, ...



### Known dependencies (riippuvuus)



(Sta06 Fig 14.3)



### **New dependencies**

- Output Dependency (Kirjoitusriippuvuus )
  - write-after-write (WaW)
  - Two instructions alter the same register or memory location, the latter in the original code must stay
- Antidependency, Read-write dependency (Antiriippuvuus)
  - Write-after-read (WaR)
  - The former instruction must be able to fetch the register content, before the latter stores new value there

```
move r2,r1
add r1,r4,r5
```

load r1.X

add r2, r1, r3

add r1, 4, r5

- Alias?
  - Two registers use indirect references to the same memory location?
  - Different virtual address, same physical address?
  - What is visible on instruction level (before MMU)?

store R5, 40(R1)



### **Dependencies**

```
i: "write" R1
```

. . . . . . . . .

j: "read" R1

i: "read" R1

. . . . . . . . .

j: "write" R1

i: "write" R1

. . . . . . .

j: "write" R1

### data dependency

In data dependency instruction j cannot be executed before instr. i!

### antidependency

Anti- and output dependency allow change in execution order for instructions i and j, but afterwards must be checked that the right value and result remains

output dependency




### How to handle dependencies?

- Starting point
  - All dependences must be handled one way or other
- Simple solution (as before)
  - Special hardware detects dependency and force the pipeline to wait (bubble)
- Alternative solution
  - Compiler generates instructions in such a way that there will be NO dependencies
  - No special hardware
    - simpler CPU that need not detect dependencies
  - Compiler must have very detailed and specific information about the target processor's functionality




### Parallelism (rinnakkaisuus)

- Independent instructions of a sequence can be executed in parallel by overlapping
- Theoretical upper limit for parallel execution of instructions
  - Depends on the code itself
- Machine parallelism (konetason rinnakkaisuus)
  - Ability of the processor to execute instructions parallel
  - How many instructions can be fetched and executed at the same time?
  - How many pipelines can be used
  - Always smaller than instruction-level parallelism
    - Cannot exceed what instructions allow, but can limit the true parallelism
    - Dependences, bad optimization?





### **Superscalar execution**



issue ~ *laukaisu, liikkeellelaskeminen* dispatch ~ *vuorottaminen, lähettää suorittamaan*  in-order complete vs.
out-of-order complete

(Sta06 Fig 14.6)



### **Superscalar execution**

- Instruction fetch (käskyjen nouto)
  - Branch prediction (hyppyjen ennustus)
    - → prefetch (ennaltanouto) from memory to CPU
  - Instruction window (valintaikkuna)
    - ~ set of fetched instructions
- Instruction dispatch/issue (käskyn päästäminen hihnalle)
  - Check (and remove) data, control and resource dependencies
  - Reorder; dispatch the suitable instructions to pipelines
  - Pipelines proceed without waits
  - If no suitable instruction, wait here
- Instruction complete, retire (suoritus valmistuu)
  - Commit or abort (hyväksy tai hylkää)
  - Check and remove write and antidependencies
    - → wait / reorder (*järjestä uudelleen*)



# In-order issue, in-order complete

- Traditional sequencial execution order
- No need for instruction window
- Instructions dispatched to pipelines in original order
  - Compiler handles most of the dependencies
  - Still need to check dependencies, if needed add bubbles
  - Can allow overlapping on multiple pipelines
- Instructions complete and commit in original oder
  - Cannot pass, overtake (ohittaa) on other pipeline
  - Several instructions can complete at same time
  - Commit/Abort



## In-order issue, in-order complete

Fetch 2 instructions at the same time

I1 needs 2 cycles for execution

I 3 and I 4: resource dependency

I 5 (consume) and I 4 (produce): data dependency

15 and 16: resource dependency

| Decode |            |  |
|--------|------------|--|
| I1     | 12         |  |
| 13     | I4         |  |
| 13     | I4         |  |
|        | I4         |  |
| 15     | <b>I</b> 6 |  |
|        | <b>I</b> 6 |  |
|        |            |  |
|        |            |  |

| Execute      |      | Execute |          | Write |            |
|--------------|------|---------|----------|-------|------------|
| (I1)<br>(I1) | 12   |         |          |       |            |
|              |      | 13      |          | I1    | I2         |
|              | 15   | (4)     | <b>—</b> | I3    | <b>I</b> 4 |
|              | [16] |         |          | 15    | <b>I</b> 6 |

(Sta06 Fig 14.4a)



# In-order issue, out-of-order complete

- Like previous, but
  - Allow commit in different order than issued order (allow passing)
  - Clear write and antidep. before writing the results


Fetch 2 instructions at the same time


I1 needs 2 cycles for execution


13 and 14: resource dependency

15 (consume) and 14 (produce): data dep.

15 and 16: resource dependency







(Sta06 Fig 14.4b)



### Out-of-order issue, out-of-order complete

- Dispatch instruction for execution in any suitable order
  - Need instruction window
  - Processor looks ahead (at the future instructions)
  - Must concider the dependencies during dispatch
- Allow instructions to complete and commit in any suitable order
  - Check and clear write and antidependencies

Anti dependency

I1: R3 ← R3 op R5

I2: R4  $\leftarrow$  R3 + 1

I3: R3**\_←** R5 + 1

I4: R7 ← R3 op R4

I3 must not write to R3, before I1 has read the content





# Out-of-order issue, Out-of-order complete

Fetch 2 instructions at the same time


I1 needs 2 cycles for execution


13 and 14: resource dependency

15 (consume) and 14 (produce): data dependency

I 5 and I 6: resource dependency

| Decode |            |  |
|--------|------------|--|
| I1     | I2         |  |
| 13     | I4         |  |
| I5     | <b>I</b> 6 |  |
|        |            |  |
|        |            |  |
|        |            |  |





Instruction window, (just a buffer, not a pipeline stage)

(Sta06 Fig 14.4c)



# Register renaming (rekistereiden uudelleennimeäminen)

- One cause for some of the dependencies is the usage of names
  - The same name could be used for several independent elements
  - Thus, instructions have unneeded write and antidependencies
  - Causing unnecessary waits
- Solution: Register renaming
  - Hardware must have more registers (than visible to the programmer and compiler)
  - Hardware allocates new real registers during execution in order to avoid name-based dependencies (nimiriippuvuus)
- Need
  - More internal registers (register files, register set), e.g. Pentium II has 40 working registers
  - Hardware that is cabable of allocating and managing registers and performing the needed mapping

 $R3 \leftarrow R3 + R5$ 

 $R7 \leftarrow R3 + R4$ 



### Register renaming

Output dependency(WaW): (Kirjoitusriippuvuus)
i3 must not finish before i1

Anti dependency (RaW):
(antiriippuvuus)
i3 must not finish before i2
has read the value from R3

Rename R3 use work registers R3a, R3b, R3c Other registers similarly: R4b, R5a, R7b

No more dependencies based on names!

| R3 ← R3 + R5 | (i1) |
|--------------|------|
| R4 = R3 + 1  | (i2) |
| R3 ← R5 + 1  | (i3) |
| R7 ← R3 + R4 | (i4) |

| R3b ← R3a + R5a  | (i1) |
|------------------|------|
| R4b ← R3b + 1    | (i2) |
| R3a ← R5a + 1    | (i3) |
| R7b ← R3c + R4b  | (i4) |
| Why R3a and R3b? |      |





### Impact of additional hardware

(Sta06 Fig 14.5)

- base: out-of-order issue
- +ld/st: base and duplicate load/store unit for data cache
- +alu: base and duplicate ALU

Window size (construction) 8 16 32







### Superscalar – conclusion

Sta06 Fig 14.6

- Several functionally independent units
- Efficient use of memory hierarchy
  - Allows parallel memory fetch and store
- Instruction prefetch (käskyjen ennaltanouto)
  - Branch prediction (hyppyjen ennustaminen)
- Hardware-level logic for dependency detections
  - Circuits to pass information for other functional unit at the same time as storing to register or memory
- Hardware-level logic to dispatch several independent instructions
  - Dependencies → dispatching order
- Hardware-level logic to maintain correct completion order (valmistumisjärjestys)
  - Dependencies → commit-order




# **Computer Organization II**

# Pentium 4




### Pentium 4





### **Pipeline**

- Outside CISC (IA-32)
- Execution in micro-operations as RISC
  - Fetch CISC instruction and translate it to one or more microoperations (μops) to L1-level cache (trace cache)
  - Rest of the superscalar pipeline operate with these fixedlength micro-operations (118b)
- Long pipeline
  - Extra stages (5 and 20) for propagation delayes



TC Next IP = trace cache next instruction pointer

TC Fetch = trace cache fetch

Alloc = allocate

Rename = register renaming

Que = micro-op queuing

Sch = micro-op scheduling

Disp = Dispatch


RF = register file

Ex = execute

Flgs = flags


Br Ck = branch check

(Sta06 Fig 14.8)





### Generation of µops




- a) Fetch IA-32 instruction from L2 cache and generate μops to L1
  - Uses Instruction Lookaside Buffer (I-TLB)
  - and Branch Target Buffer (BTB)
    - four-way set-associative cache, 512 lines
  - 1-4 μops (=118 bit RISC) per instruction (most cases),
     if more then stored to microcode ROM
- b) Trace Cache Next Instruction Pointer instruction selection
  - Dynamic branch prediction based on history (4-bit)
  - Static branch prediction, if no history information available
    - backward, predict "taken"
    - forward, predict "not taken"
- c) Fetch instruction from L1-level trace cache
- d) Drive wait (instruction from trace cache to rename/allocator)





### **Resource allocation**



- e) Allocate resources
  - 3 micro-operations per cycle
  - Allocate an entry from Reorder Buffer (ROB) for the μops (126 entries available)
  - Allocate one of the 128 internal work registers for the result
  - And, possibly, one load (of 48) OR store (of 24) buffer
- f) Register renaming
  - Clear 'name dependencies' by remapping registers (16 architectural regs to 128 physical registers)
  - If no free resource, wait (→ out-of-order)
- ROB-entry contains bookkeeping of the instruction progress
  - Micro-operation and the address of the original IA-32 instr.
  - State: scheduled, dispatched, completed, ready
  - Register Alias Table (RAT): which IA-32 register → which physical register



### **Window of Execution**

L1 D-Cache and D-TLB

Trace Cache

Remaine/Moc

Remaine/Moc

Remaine/Moc

Remaine/Moc

Remaine/Moc

Remaine/Moc


Streen D-TLB

S

- g) Micro-Op Queueing
  - 2 FIFO queus for μops
    - One for memory operations (load, store)
    - One for everything else
  - No dependencies, proceed when room in scheduling
- h) Micro-Op Scheduling
  - Retrieve μops from queue and dispatch for execution
  - Only when operands ready (check from ROB-entry)
- i) Dispatching
  - Check the first instructions of FIFO-queues (their ROB-entries)
  - If execution unit needed is free, dispatch to that unit
  - Two queues → out-of-order issue
  - max 6 micro-ops dispatched in one cycle
    - ALU and FPU can handle 2 per cycle
    - Load and store each can handle 1 per cycle



### **Integer and FP Units**



- j) Get data from register or L1 cache
- k) Execute instruction, set flags (*lipuke*)
  - Several pipelined execution units
    - 2 \* Alu, 2 \* FPU, 2 \* load/store
    - E.g. fast ALU for simple ops, own ALU for multiplications
  - Result storing: in-order complete
  - Update ROB, allow next instruction to the unit
- I) Branch check
  - What happend in the jump /branch instruction
  - Was the prediction correct?
  - Abort in correct instruction from the pipeline (no result storing)
- m) Drive update BTB with the branch result





### **Pentium 4 Hyperthreading**

- One physical IA-32 CPU, but 2 logical CPUs
- OS sees as 2 CPU SMP (symmetric multiprocessing)
  - Processors execute different processes or threads
  - No code-level issues
  - OS must be cabable to handle more processors (like scheduling, locks)
- Uses CPU wait cycles
  - Cache miss, dependences, wrong branch prediction
- If one logical CPU uses FP unit the other one can use INT unit
  - Benefits depend on the applications





### **Pentium 4 Hyperthreading**

- Duplicated (kahdennettu)
  - IP, EFLAGS and other control registers
  - Instruction TLB
  - Register renaming logic
- Split (*puolitettu*)
  - No monopoly, non-even split allowed
  - Reordering buffers (ROB)
  - Micro-op queues
  - Load/store buffers
- Shared (jaettu)
  - Register files (128 GPRs, 128 FPRs)
  - Caches: trace cache, L1, L2, L3
  - Registers needed during µops execution
  - Functional units: 2 ALU, 2 FPU, 2 Id/st-units

Sta06 Fig 14.7

Sta06 Fig 14.8

Intel Nehalem arch.: 8 cores on one chip,

1-16 threads (820

million transistors)

First lauched processor Core i7 (Nov 2008)




# **Computer Organization II**

# **PowerPC**



### PowerPC 601

- Instruction fetch unit
  - Prefetch up to 8 instructions (a' 32b) at a time from cache
- Dispatch unit
- 3 execution units: integer, floating-point, branch processing





### PowerPC 601 Pipeline

Cycle boundary Unit boundary Fetch arbitration Instruction flow Fetch Unit Completion tag flow Cache arbitration Cache access Cache Unit Integer Instr buffer 3 retry Instr buffer 2 Instr buffer 1 Instr buffer 0 Floating-point store buffer Dispatch Unit Dispatch buffer 3 Branch Dispatch buffer 2 execute Dispatch buffer 1' Dispatch buffer 0 Mispredict Queue Integer decode recover Decode Multiply Integer execute Add Arithmetic write back Integer arithmetic Integer load Load write Instruction Branch completion write back back write back write back Floating-point unit Branch processing unit Integer unit

(Sta06 Fig 14.11)




### Dispatch unit

- = (Käskyjen suoritukseen valinta)
- 4 element Instruction buffer + (valintaikkuna)
  4 element dispatch buffer = window of execution
- Dispatching instruction from buffer
  - To Integer unit only the top-most element
  - To other units, closest-to-top element
  - out-of-order issue
  - Superscalar degree is 3
- If dependency detected ->stall, bubble
- Hardware-level logic to calculate prefetch address
  - Instructions from jump destination can be fetched even before the instruction is executed



### Instruction execution

- Changes to regs /memory in "Write Back" stage
- ALU operations store to CR-register (condition register)
  - 8 field a' 4 b, multiple (earlier) condition codes
- Floating-point operations need more cycles



(Sta06 Fig 14.12)



### **Branch processing**

- GOAL: Zero cycle branches
  - No effect on the execution pace of other units
    - No need to clear pipeline or reject results!
- Branch target address generated already in the instruction buffer, <u>before execution!</u>
- Branching logic:
  - Unconditional branch, jump → taken (no choice)
  - Conditional branch and CR-register contains the result based on the result → taken / not taken
  - Unknown results: speculate
     backwards → taken, forwards → not taken
- Speculation failed: abort instruction before "writeback"



### **Branching**

```
if (a > 0)

a = a + b + c + d + e;

else

a = a - b - c - d - e;
```

```
#rl points to a,
                               #r1+4 points to b,
                               #r1+8 points to c,
                               #r1+12 points to d,
                               #r1+16 points to e.
      lwz
            r8=a(r1)
                               #load a
      lwz
            r12=b(r1,4)
                               #load b
            r9=c(r1,8)
                               #load c
      lwz
      lwz
            r10=d(r1,12)
                               #load d
      lwz
            r11=e(r1,16)
                               #load e
      cmpi cr0=r8,0
                               #compare immediate
            ELSE, cr0/qt=false #branch if bit false
     bc
IF:
            r12=r8,r12
                               #add
      add
      add r12=r12,r9
                               #add
            r12=r12,r10
                               #add
      add
      add
            r4=r12,r11
                               #add
            a(r1)=r4
                               #store
      stw
                               #unconditional branch
            OUT
ELSE:
      subf r12=r12,r8
                               #subtract
      subf r12=r9,r12
                               #subtract
      subf r12=r10,r12
                               #subtract
      subf r4=r12,r11
                               #subtract
            a(r1)=r4
                               #store
      stw
OUT:
```

(Sta06 Fig 14.13)



### **Branching**

```
11 12 13 14 15 16
                                                                   10
     lwz r8=a(r1)
          r12=b(r1,4)
                                                  W
          r9=c(r1,8)
                                                  C
                                                      W
          r10=d(r1,12)
                                                          W
          rll=e(rl,16)
                                                                     conditional
                                                          E
     cmpi cr0=r8,0
         ELSE,cr0/gt=false F
                                             (S)
                                                                     zero delay
    add r12=r8,r12
                                                                   W
IF:
     add
         r12=r12,r9
                                                                        W
     add
          r12=r12,r10
          r4=r12,r11
     add
                                             cache busy
          a(r1)=r4
                                                                                     C
     stw
          OUT
ELSE: subf r12=r8,r12
     subf r12=r12,r9
     subf r12=r12,r10
     subf r4=r12,r11
     stw a(rl)=r4
OUT:
```

(a) Correct prediction: Branch was not taken

(Sta06 Fig 14.14a)




### **Branching**

```
10
                                                                         11 12 13 14 15 16
         r8=a(r1)
     lwz
     lwz
         r12=b(r1,4)
         r9=c(r1,8)
     lwz
                                                        W
         r10=d(r1,12)
     lwz
                                                       Е
          rll=e(rl,16)
                                                           C
                                                                W
                                                                         conditional
     cmpi cr0=r8,0
                                                       D
                                                           E
          ELSE,cr0/gt=false
     add
         r12=r8,r12
IF:
                                                                    (no W)
         r12=r12,r9
     add
                                                                     E' (no W)
         r12=r12,r10
     add
         r4=r12,r11
     add
                                                                    delay: 2 cycles
          a(r1)=r4
     stw
                                             cache busy
          OUT
ELSE: subf r12=r8,r12
                                                                              W
     subf r12=r12,r9
     subf r12=r12,r10
     subf r4=r12,r11
         a(r1)=r4
                                                                                               C
     stw
OUT:
```

(b) Incorrect prediction: Branch was taken

(Sta06 Fig 14.14b)



PowerPC 620

The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor Levitan, D.; Thomas, T.; Tu, P.;

Compcon '95.'Technologies for the Information Superhighway',

Digest of Papers. 5-9 March 1995 Page(s):285 - 291

- 6 independent execution units
  - Instruction unit (dispatcher)
  - 3 integer units
  - Load/Store unit
  - FP unit (floating-point)
- Max 4 instructions executed concurrently
- Reservation stations
  - Each unit has two or more units
  - If instruction cannot progress (due dependencies) it waits in this unit and does not delay later instructions
- Renaming: 8 integer and 12 FP extra registers
  - Reduces dependencies
  - Temporal storage of partial results
- In-order-complete
  - max 4 instructions at a time



#### PowerPC 620

- Branching logic
  - 256 entries in branch target buffer (BTB)
    - Set-associative, set size 2
  - 2048 entries in branch history table
    - Used only if branch target is in BTB
- Speculative execution of max 4 unresolved branch instructions
- Results in the extra (renaming) registers
  - Commit: copy to actual target register
  - Abort: release register for other use



### Review Questions / Kertauskysymyksiä

- Differences / similarities of superscalar and trad. pipeline?
- What new problems must be solved?
- How to solve those?
- What is register renaming and why it is used?
- Miten superskalaaritoteutus eroaa tavallisesta liukuhihnoitetusta toteutuksesta?
- Mitä uusia rakenteesta johtuvia ongelmia tulee ratkottavaksi?
- Miten niitä ongelmia ratkotaan?
- Mitä tarkoittaa rekistereiden uudelleennimeäminen ja mitä hyötyä siitä on?