



Pentium: Interrupts

See Sta06 Table 12.3

Calling interrupt handler; atomic hardware functionality!

If not in privideged mode (etuoikeutettu tila)

PUSH(SS) stack segment selector to stack

PUSH(ESP as subroutine call stack pointer to stack

PUSH(EFLAGS) status register to stack

EFLAGS.IOPL ← 00 set privileged mode

EFLAGS.IF ← 0 disable interrupts (keskeytys)

disable exceptions (poikkeus) EFLAGS.TF ← 0

PUSH(CS) code segment selector to stack

PUSH(EIP) instruction pointer to stack (käskyosoitin)

PUSH(error code) if needed

number ← interrupt controller / INT-instruction / status register

CS ← interrupt vector [number].CS

Address translation: Segment nunber- and

EIP ← interrupt vector [number].EIP

offset from interrupt vector => Address of the interrupt handler

■ Return

■ Privileged IRET-instruction


■ POP everything from stack to their places


Computer Organization II, Spring 2009, Tiina Niklander





Computer Organization II

PowerPC











PowerPC: Registers (control & status)

See Sta06 Tbl 12.7

- Machine State Register, MSR, 64 b
 - 48: External interrupts enabled/disabled (ulkoiset keskeytykset)
 - 49: Privileged/ nonprivileged state (etuoikeutettu/käyttäjätila)
 - 53: OS (intr. handler) gets control after each instruction
- Tracing \
- 54: OS gets control after each branch
- 52&55: Floating-point exception modes (when to create exception)
- 58&59: Address translations (in MMU) ON/OFF
- 63: big/little endian
- Save/Restore Registers: SRR0 and SRR1
 - For interrupt handling only
 - Storage space for program counter (PC) and status word (MSR)

Computer Organization II, Spring 2009, Tiina Niklander

2009





PowerPC: Interrupts


- Caused by system condition or instruction execution
- Interrupt handling (starting phase) (Hardware task!)
 - SRR0 ← PC
 - SRR1 ← MSR (interrupt bits with interrupt type specific values)
 - MSR ← hardware-defined value specific to interrupt type
 - ALL: privileged ON, interrupts OFF, address translation OFF
 - PC ← address of the interrupt handle (from Interrupt Table)
 - Selection of the handler depends on the interrupt "number"
 - Bit 57 in MSR gives the base address: 000h tai FFFh
- Return from handler
 - Privileged rfi- (return from interrupt) instruction
 - MSR ← SRR1
 - PC ← SRR0

Computer Organization II, Spring 2009, Tiina Niklande

.2009 1









CISC (Complex Instruction Set Computer)

- Goal: Shrink the **semantic gap** (semanttinen kuilu) between high-level language and machine instruction set
 - Expressiveness of high-level languages has increased
 - "Simple" compilations
 - Language structures match nicely with instructions
 - Lot of different instructions for different purposes
 - Lot of different data types
 - Lot of different addressing modes
 - Complex tasks performed in hardware by control unit, not in the machine code level (single instruction)
 - Less instructions in one program (shorter code)
 - Efficient execution of complex tasks

Computer Organization II, Spring 2009, Tiina Niklande

2009



Operations and Operands, which are used?

- Year 1982, computer: VAX, PDP-11, Motorola 68000
- Dynamic, occurrencies during the execution

	Dynamic Occurrence			Instruction ghted	Memory-Reference Weighted		
	Pascal	С	Pascal	С	Pascal	С	
ASSIGN	45%	38%	13%	13%	14%	15%	
LOOP	5%	3%	42%	32%	33%	26%	
CALL	15%	12%	31%	33%	44%	45%	
IF	29%	43%	11%	21%	7%	13%	
GOTO	_	3%	_	_	_	_	
OTHER	6%	1%	3%	1%	2%	1%	

Weighted Relative Dynamic Frequency of HLL Operations [PATT82a]

	Pascal	C	Average
Integer Constant	16%	23%	20%
Scalar Variable	58%	53%	55%
Array/Structure	26%	24%	25%

Dynamic Percentage to local variables of Operands

80% of references to local variables

(Sta06 Table 13.2, 13.3)

Computer Organization II, Spring 2009, Tiina Niklander

3.4.2009 1



Subroutine (procedure, function) calls?

- Lot of subroutine calls
- Calls rarely have many parameters
- Nested (sisäkkäinen) calls are rare

		(Sta06 Table 13.4)
Percentage of Executed Procedure Calls With	Compiler, Interpreter, and Typesetter	Small Nonnumeric Programs
>3 arguments	0–7%	0–5%
>5 arguments	0-3%	0%
>8 words of arguments and local scalars	1–20%	0–6%
>12 words of arguments and local scalars	1–6%	0–3%

Procedure Arguments and Local Scalar Variables

■ How to use the information?

98% less than 6 parameters 92% less than 6 local variables

Computer Organization II, Spring 2009, Tiina Niklande


.2009 2



Observations

- Most operands are simple
- Many jumps and branches
- Compilers do not always use the complex instructions
 - They use only a subset of the instruction set
- Conclusion?

Occam's razor (Occamin partaveitsi)



"It is vain to do with more that which can be done with less'

Computer Organization II, Spring 2009, Tiina Niklander



Optimize

- Optimize the parts that consume most of the time
 - Procedure calls, loops, memory references, addressing, ...
- Bad example: rarely used (10%) floating point instructions improved to run 2x:

$$ExTime_{new} = ExTime_{old} * (0.9 * 1.0 + 0.1 * 0.5)$$

$$= 0.95 \times ExTime_{old}$$
Speedup: 1/2

 $Speedup = ExTime_{old} / ExTime_{new} = 1 / 0.95 = 1.053 << 2$

Amdahl's law

Speedup due to an enhancement is proportional to the fraction of the time (in the original system) that the enhancement can be used.



Computer Organization II, Spring 2009, Tiina Niklander



Optimization

 Optimize execution speed (suoritusnopeus), instead of of ease of compilation

- Compilers are good, machines are efficient
 - Compiler can and has time to do the optimization
- Do most important, common things in hardware and fast
 - E.g. 1-dim array reference
- And the rest in software
 - E.g. multidim. arrays, string processing, ...
 - Library routines for these
- ⇒ RISC architecture (Reduced Instruction Set Computer)

Computer Organization II, Spring 2009, Tiina Niklander

.4.2009



RISC architecture

- Plenty of registers (minimum 32)
 - Compilers optimize register usage
- LOAD / STORE architecture
 - Only LOAD and STORE do memory referencing
- Small set of simple instructions
- Simple, fixed-length instruction format (32b)
 - Instruction fetch and decoding simple and efficient
- Small selection of simple address references
 - No indirect memory reference
 - Fast address translation
- Limited set of different operands
 - 32b integers, floating-point
- One or more instructions are done on each cycle

Computer Organization II, Spring 2009, Tiina Niklande

.2009 2



RISC architecture

- CPU easier to implement
 - Pipeline control and optimization simpler
 - Hardwired (langoitettu)
- Smaller chip (piiri) size
 - More chips per die (lastu,kiekko)
 - Smaller waste%
- Cheaper manufacturing
- Faster marketing





25% yield (OK) 75% wasted

55% yield (OK) 45% wasted

Computer Organization II, Spring 2009, Tiina Niklander

.2009



RISC vs. CISC

	Complex Instruction Set (CISC)Computer			Reduced Instruction Set (RISC) Computer		Superscalar		
Characteristic	IBM 370/168	VAX 11/780	Intel 80486	SPARC	MIPS R4000	PowerPC	Ultra SPARC	MIPS R10000
Year developed	1973	1978	1989	1987	1991	1993	1996	1996
Number of instructions	208	303	235	69	94	225		
Instruction size (bytes)	2-6	2-57	1-11	4	4	4	4	4
Addressing modes	4	22	11	1	1	2	1	1
Number of general- purpose registers	16	16	8	40 - 520	32	32	40 - 520	32
Control memory size (Kbits)	420	480	246	_		-	_	=
Cache size (KBytes)	64	64	8	32	128	16-32	32	64

Characteristics of Some CISCs, RISCs, and Superscalar Processors

(Sta06 Table 13.1)

Computer Organization II, Spring 2009, Tiina Niklande

.4.2009 26



RISC vs. CISC

Processor	Number of instruc- tion sizes	Max instruc- tion size in bytes	Number of addressing modes	Indirect addressing	Load/store combined with arithmetic	Max number of memory operands	Unaligned addressing allowed	Max Number of MMU uses	Number of bits for integer register specifier	Number of bits for FP register specifier
AMD29000	1	4	1	no	no	1	no	1	8	3 4
MIPS R2000	1	4	1	no	no	1	no	1	5	4
SPARC	1	4	2	no	no	1	no	1	5	4
MC88000	1	4	3	no	no	1	no	1	5	4
HP PA	1	4	10 ª	no	no	1	no	1	5	4
IBM RT/PC	2°	4	1	no	no	1	no	1	4 ª	3 a
IBM RS/6000	1	4	4	no	no	1	yes	1	5	5
Intel i860	1	4	4	no	no	1	no	1	5	4
IBM 3090	4	8	2 ^b	no b	yes	2	yes	4	4	2
Intel 80486	12	12	15	no ^b	yes	2	yes	4	3	3
NSC 32016	21	21	23	yes	yes	2	yes	4	3	3
MC68040	11	22	44	yes	yes	2	yes	8	4	3
VAX	56	56	22	yes	yes	6	yes	24	4	0
Clipper	4°	8.4	9 4	no	no	1	0	2	4 °	3°
Intel 80960	2ª	8 a	9 a	no	no	1	yes a	_	5	3 a

a RISC that does not conform to this characteristic.
b CISC that does not conform to this characteristic.

Computer Organization II, Spring 2009, Tiina Niklander


(Sta06 Table 13.7)





Computer Organization II


Register usage

Computer Organization II, Spring 2009, Tiina Niklander











Compiler-based register optimization (allocation of registers)

- Problem: Graph coloring
 - Minimize the number of different colors, while adjancent nodes have different color
- = Difficult problem (NP-compleate)




Models of Computation -course

- Form a network of symbolic registers based on the program code
 - Symbolic register~ any program quantity that could be in register
 - The edges of the graph join together program quantities that are used in the same code fragment
- Allocate real registers based on the graph
 - Two symbolic registers that are not used at the same time (no edge between them) can be allocated to the same real register (use the same color)
 - If there are no more free registers, use memory addresses


Computer Organization II, Spring 2009, Tiina Niklander

2009




Allocation of registers (compiler-based register optimization)


- Node (solmu) = symbolic register
- Edge (särmä) = symbolic registers used at the same time
- $\blacksquare n \text{ colors} = n \text{ registers}$



Computer Organization II, Spring 2009, Tiina Niklander

2009 34







RISC & CISC United?

■ Pentium, CISC

'compilation' at every execution

- Each 1 11 byte-length CISC-instruction is 'translated' by hardware to one or more 118-bit micro-operations (stored in L1 instruction cache)
- Lower levels (including control unit) as RISC
- Lot of work registers, used by the hardware
- Crusoe (Transmeta)

Just in time (JIT) compilation

- Outside looks like CISC-architecture
- Group of Instructions 'translated' by software to just before execution to fixed-length micro-operations; these can be optimized before execution
 - VLIW (very long instruction word, 128 bits)
 - 4 μops/VLIW-instruction

'compilation' just

■ Lower levels as RISC

once per group

Computer Organization II, Spring 2009, Tiina Niklander

.2009



Review Questions /Kertauskysymyksiä

- Main features and characteristics of RISC-architecture?
- How register windows are used?
- Mitkä ovat RISC arkkitehtuurin tunnuspiirteet?
- Miten rekisteri-ikkunoita käytetään?

Computer Organization II, Spring 2009, Tiina Niklande

9 38