


CPU Structure and Function

Ch 12.1-4 [Sta06]

- Registers
- Instruction cycle
- Pipeline
- Dependences
- Dealing with Branches

Lecture 8



Registers

- Top of memory hierarchy
- User visible registers **ADD R1,R2,R3**
 - Programmer / Compiler decides how to use these
 - How many? Names?
- Control and status registers **BNEQ Loop**
 - Some of these used indirectly by the program
 - PC, PSW, flags, ...
 - Some used only by CPU internally
 - MAR, MBR, ...
- Internal latches (*sparekisterit*) for temporal storage during instruction execution
 - Example: Instruction register (IR) instruction interpretation; operand first to latch and only then to ALU

Computer Organization II, Spring 2009, Tiina Niklander

User visible registers

- Different processor families⇒ different number of registers, different naming conventions (*nimeämistävät*), different purposes
- General-purpose registers (*yleisrekisterit*)
- Data registers (*datarekisterit*)
- Address registers (*osoiterekisterit*)
 - Segment registers (*segmenttirekisterit*)
 - Index registers (*indeksirekisterit*)
 - Stack pointer (*pino-osoitin*)
 - Frame pointer (*ypäristöosoitin*)
- Condition code registers (*tilarekisterit*)
 - No condition code regs.

IA-64, MIPS

Computer Organization II, Spring 2009, Tiina Niklander

Example

Sta06 Fig 12.3

Data Registers	
D0	
D1	
D2	
D3	
D4	
D5	
D6	
D7	

Address Registers	
A0	
A1	
A2	
A3	
A4	
A5	
A6	
A7	

Program Status	
Program Counter	
Status Register	

Number of registers:
(8/16-32 ok! (y 1977)
RISC: several hundreds

General Registers

EAX	AX
Accumulator	
DX	DX
BX	Base
CX	Count
DX	Data

Pointer & Index

SP	Stack Pointer
BP	Base Pointer
SI	Source Index
DI	Dest Index

Segment

CS	Code
DS	Data
SS	Stack
ES	Extra

General Registers

EAX	AX
EAX	
EBX	BX
ECX	CX
EDX	DX

Program Status

ESP	SP
ESP	
EBP	BP
ECX	CX
EDI	DI

Program Status

FLAGS Register	
Instr Pnt	
Flags	

(a) MC68000 **(b) 8086** **(c) 80386 - Pentium 4**

Computer Organization II, Spring 2009, Tiina Niklander







PSW - Program Status Word







- Name varies in different architectures
- State of the CPU
 - Privileged mode vs user mode
- Result of comparison (*vertailu*)
 - Greater, Equal, Less, Zero, ...
- Exceptions (*poikkeus*) during execution?
 - Divide-by-zero, overflow
 - Page fault "memory violation"
- Interrupt enable/ disable
 - Each 'class' has its own bit
- Bit for interrupt request?
 - I/O device requesting guidance

Design issues:

- OS support
- Memory and registers in control data storing
- paging
- Subroutines and stacks
- etc

Computer Organization II, Spring 2009, Tiina Niklander





Pipeline speedup (*nopeutus*)?

- Lets calculate (based on Fig 12.10):
 - 6-stage pipeline, 9 instr. → 14 time units
 - Same without pipeline → $9 \times 6 = 54$ time units
 - Speedup = $54/14 = 3.86 < 6$!
 - Maximum speedup: one instruction per time unit finish: 9 time units → 9 instructions; $54/9=6$
- Not every instruction uses every stage
 - Will not affect the pipeline speed
 - Speedup may be small (some stages idle, waiting for slow)
 - Unused stage → CPU idle (execution "bubble")
 - Serial execution could be faster (no wait for other stages)

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 19

Pipeline performance: one cycle time

$$\tau = \max_{i=1..k} [\tau_i] + d = \tau_m + d \gg d$$

Diagram illustrating the components of pipeline cycle time:

- Cycle time (*jakson kesto*)
- Stage i time
- Latch delay, move data from one stage to next ~ one clock pulse
- Max time (duration) of the slowest stage (*Hitaimman vaiheen (max) kesto*)

- Cycle time is the same for all stages
- Time (in clock pulses) to execute the stage
- Each stage takes one cycle time to execute
- Slowest stage determines the pace (*tahki, etenemisvauhti*)
 - The longest duration becomes bottleneck

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 20

Speedup?

n instructions, k stages, τ = cycle time

No pipeline: $T_1 = nk\tau$ Pessimistic: assumes the same duration for all stages


Pipeline: $T_k = [k + (n-1)]\tau$ See Sta06 Fig 12.10 and check yourself!

k stages before the first task (instruction) is finished

next (n-1) tasks (instructions) will finish each during one cycle, one after another

Speedup: $S_k = \frac{T_1}{T_k} = \frac{nk\tau}{[k + (n-1)]\tau} = \frac{nk}{[k + (n-1)]}$

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 21



More notes

- Extra issues
 - CPU must store 'midresults' somewhere between stages and move data from buffer to buffer
 - From one instruction's viewpoint the pipeline takes longer time than single execution
- But still
 - Executing large set of instructions is faster
 - Better throughput (*läpimenoaste*) (instructions/sec)
- The parallel (*rinnakkainen*) execution of instructions in the pipeline makes them proceed faster as whole, but slows down execution of single instruction

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 23

Problems, design issues

- Structural dependency (*rakenteellinen riippuvuus*)
 - Several stages may need the same HW
 - Memory: FI, FO, WO
 - ALU: CO, EI
- Control dependency (*kontrolliriippuvuus*)
 - Jump destination of conditional branch known only after E1-stage
 - Prefetched wrong instructions
- Data dependency (*datariippuvuus*)
 - Instruction needs the result of the previous non-finished instruction

STORE R1,VarX
ADD R2,R3,VarY
MUL R3,R4,R5

ADD R1,R7, R9
Jump There
ADD R2,R3,R4
MUL R1,R4,R5

MUL R1,R2,R3
LOAD R6,Arr(R1)

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 24

Solutions

- Hardware must notice and wait until dependency cleared
 - Add extra waits, "bubbles", to the pipeline; Commonly used
 - Bubble (*kupla*) delays everything behind it in all stages
- Structural dependency
 - More hardware, f.ex. separate ALUs for CO- and EI-stages
 - Lot of registers, less operands from memory
- Control dependency
 - Clear pipeline, fetch new instructions
 - Branch prediction, prefetch these or those?
- Data dependency
 - Change execution order of instructions
 - By-pass (*oikopolku*) in hardware: result can be accessed already before WO-stage

Computer Organization II, Spring 2009, Tiina Niklander
2.4.2009 25

Example: data dependency

1	2	3	4	5	6	7	8	9	10	11
MUL R1, R2, R3	FI	DI	CO	FO	EI	WO				
ADD R4, R5, R6	FI	DI	CO	FO	EI	WO				
SUB R7, R1, R8			FI	DI	CO		FO	EI	WO	
ADD R1, R1, R3			FI	DI	CO		FO	EI	WO	

1	2	3	4	5	6	7	8	9	10	11
MUL R1, R2, R3	FI	DI	CO	FO	EI	WO				
ADD R4, R5, R6	FI	DI	CO	FO	EI	WO				
SUB R7, R7, R8			FI	DI	CO		FO	EI	WO	
ADD R1, R1, R3			FI	DI	CO		FO	EI	WO	

too far, no effect

Computer Organization II, Spring 2009, Tiina Niklander
2.4.2009 26

Example: Change instruction execution order

1	2	3	4	5	6	7	8	9	10	11
MUL R1, R2, R3	FI	DI	CO	FO	EI	WO				
ADD R4, R5, R6	FI	DI	CO	FO	EI	WO				
SUB R7, R1, R8			FI	DI	CO		FO	EI	WO	
ADD R9, R0, R8			FI	DI	CO		FO	EI	WO	

1	2	3	4	5	6	7	8	9	10	11
MUL R1, R2, R3	FI	DI	CO	FO	EI	WO				
ADD R4, R5, R6	FI	DI	CO	FO	EI	WO				
ADD R9, R0, R8			FI	DI	CO		FO	EI	WO	
SUB R7, R1, R8			FI	DI	CO		FO	EI	WO	

switched instructions

Computer Organization II, Spring 2009, Tiina Niklander
2.4.2009 27

Example: by-pass (oikopolut)

1	2	3	4	5	6	7	8	9	10	11
MUL R1, R2, R3	FI	DI	CO	FO	EI	WO				
ADD R4, R5, R1	FI	DI	CO		FO	EI	WO			
SUB R7, R4, R1			FI	DI	CO		FO	EI	WO	

1	2	3	4	5	6	7	8	9	10	11
MUL R1, R2, R3	FI	DI	CO	FO	EI	WO				
ADD R4, R5, R1	FI	DI	CO		FO	EI	WO			
SUB R7, R4, R1			FI	DI	CO		FO	EI	WO	

With by-pass

Computer Organization II, Spring 2009, Tiina Niklander
2.4.2009 28

Computer Organization II

Jumps and pipelining (*Hypyt ja liukuhihna*)

- Multiple streams (*Monta suorituspolkuja*)
- Delayed branch (*Viivästetty hyppy*)
- Prefetch branch target (*Kohteen ennaltanouto*)
- Loop buffer (*Silmukkapuskuri*)
- Branch prediction (*Ennustuslogiikka*)

Computer Organization II, Spring 2009, Tiina Niklander
2.4.2009 29

Effect of cond. branch on pipeline

(Stages Fig 12.11)

Computer Organization II, Spring 2009, Tiina Niklander
2.4.2009 30

Comp. Org II, Spring 2009

5

Delayed branch (*viivästetty haarautuminen*)

- Compiler places some useful instructions (1 or more) after branch instructions;
 - always executed!
 - No roll-back of instructions due incorrect prediction
 - This would be difficult to do
 - If no useful instruction available, compiler uses NOP
 - Less actual work lost
 - Almost done, when branch decision known
 - This is easier than emptying the pipeline during branch
 - Worst case: NOP-instructions waste some cycles
 - Can be difficult to do (for the compiler)

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 31

Multiple instruction streams (*monta suorituspolkuja*)

- Execute speculatively to both directions
 - Prefetch instructions that follow the branch to the pipeline
 - Prefetch instructions from branch target to *other* pipeline
 - After branch decision: reject the incorrect pipeline (or results)
- Problems
 - Branch target address known after some calculations
 - Second split on one of the pipelines
 - Continue any way? Only one speculation at a time?
 - More hardware!
 - More pipelines, speculative results (registers!), control
 - Speculative instructions may delay real work
 - Bus& register contention? More ALUs?
 - Capability to *cancel* not-taken instruction stream from pipeline

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 32

Prefetch branch target (*kohteen ennaltanouto*)

- Prefetch just branch target instruction, but do not execute it yet
 - Do only FI-stage
 - If branch taken, no need to wait for memory
- Must be able to clear the pipeline
- Prefetching branch target may cause page-fault

IBM 360/91 (1967)

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 33

Loop buffer (*silmukkapuskuri*)

- Keep *n* most recently fetched instructions in high speed buffer inside the CPU
 - Use prefetch also
 - With good luck the branch target is in the buffer
 - F.ex. IF-THEN and IF-THEN-ELSE structures
- Works for small loops (at most *n* instructions)
 - Fetch from memory just once
- Gives better spacial locality than just cache

CRAY-1
Motorola 68010

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 34

Branch prediction (*hyppyjen ennustus*)

- Make a (educated?) guess which direction is more probable:
 - Branch or no?
- Static prediction (*staattinen ennustus*)
 - Fixed: Always taken (*ainä hypätään*)
 - Motorola 68020
VAX 11/780
 - Fixed: Never taken (*ei koskaan hypätä*)
 - 50% correct
 - Predict by opcode (*operaatiokoodin perusteella*)
 - In advance decided which codes are more likely to branch
 - For example, BLE instruction is commonly used at the end of stepping loop, guess a branch
 - 75% correct (reported in LILJ88)

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 35

Branch prediction (*hyppyjen ennustus*)

- Dynamic prediction (*dynaaminen ennustus*)
 - What has happened in the recent history with this instruction
 - Improves the accuracy of the prediction
 - CPU needs internal space for this = *branch history table*
 - Instruction address
 - Branch target (instruction or address)
 - Decision: *taken / not taken*
- Simple alternative
 - Predict based on the previous execution
 - 1 bit is enough
 - Loops will always have one or two incorrect predictions

Computer Organization II, Spring 2009, Tiina Niklander 2.4.2009 36

