




HELSINKIN YLIOPISTO
HELSINGFORS UNIVERSITET
UNIVERSITY OF HELSINKI

Lecture 5

Memory Management (Muistinhallinta)


Stallings: Ch 8.3-8.6

Memory management
Swapping vs. virtual memory
Hardware and software support
Example: Pentium



Teemu's Cheesecake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...



hand

table

0.5 sec (register)

1 sec (cache)

refridgerator

10 sec (memory)

moon

12 days (disk)

Europa (Jupiter)

Computer Organization II, Spring 2009, Tiina Niklander

23.3.2009 2



Virtual Memory (*virtuaalimuisti*)

- Problem: How can I make my (main) memory as big as my disk drive?
- Answer: Virtual memory
 - keep only most probably referenced data in memory, and rest of it in disk
 - disk is much bigger and slower than memory
 - address in machine instruction may be different than memory address
 - need to have efficient address mapping
 - most of references are for data in memory
 - joint solution with HW & SW



Other Problems Often Solved with VM

- If you must want to have many processes in memory at the same time, how do you keep track of memory usage?
- How do you prevent one process from touching another process' memory areas?
- What if a process needs more memory than we have?



Memory Management Problem

- How much memory for each process?
 - Is it fixed amount during the process run time or can it vary during the run time?
- Where should that memory be?
 - In a continuous or discontinuous area?
 - Is the location the same during the run time or can it vary dynamically during the run time?
- How is that memory managed?
- How is that memory referenced?



Partitioning

- How much physical memory for each process?
- Static (fixed) partitioning (*kiinteät partitiot, kiinteä ositus*)
 - Amount of physical memory determined at process creation time
 - Continuous memory allocation for partition
- Dynamic partitioning (*dynaamiset partitiot*)
 - Amount of physical memory given to a process varies in time
 - Due to process requirements (of this process)
 - Due to system (I.e., other processes) requirements


Static Partitioning

- Equal size - give everybody the same amount
 - Fixed size - big enough for everybody
 - too much for most
 - Need more? Can not run!
- Unequal size
 - sizes predetermined
 - Can not combine
- Variable size
 - Size determined at process creation time

Fig. 8.14 [Sta06]


Computer Organization II, Spring 2009, Tiina Niklander

23.3.2009 7



Dynamic Partitioning

- Process must be able to run with varying amounts of main memory
 - all of memory space is not in physical memory
 - need some minimum amount of memory
- New process?
 - If necessary reduce amount of memory for some (lower priority) processes
- Not enough memory for some process?
 - reduce amount of memory for some (lower priority) processes
 - kick (swap) out some (lower priority) process



Fragmentation

- Internal fragmentation (sisäinen pirstoutuminen)
 - unused memory inside allocated block
 - e.g., equal size fixed memory partitions




Fig. 8.13 (a) [Sta06]

- External fragmentation (ulkoinen pirstoutuminen)
 - enough free memory, but it is splintered as many unallocatable blocks
 - e.g., unequal size partitions or dynamic fixed size (variable size) memory partitions




Fig. 8.13 (b) [Sta06]

Fig. 8.14 [Sta06]

Computer Organization II, Spring 2009, Tiina Niklander



23.3.2009 11

Address Mapping (osoitteen muunnos)

<p>Pascal, Java:</p> <pre>while (...) X := Y+Z;</pre>	 	<p>Symbolic Assembler:</p> <pre>loop: LOAD R1, Y ADD R1, Z STORE R1, X</pre>
<p>Textual machine language:</p> <pre>1312: LOAD R1, 2510 ADD R1, 2514 STORE R1, 2600 (addresses relative to 0)</pre>		<p>Execution time:</p> <pre>101312: LOAD R1,102510 ADD R1,102514 ADD R1,102600 (real, actual!)</pre>

Computer Organization II, Spring 2009, Tiina Niklander

23.3.2009 12





Swapping (*heittovaihto*)

- Process has continuous memory area
 - Process fully in memory or on disk
 - Process control block, PCB (*prosessinkuvaaja*) always in memory
- Address translation at execution time(*ajonaikainen*)
 - Logical address → physical memory address
- Memory management unit ,MMU, - hardware support
 - Base and limit registers (*Kanta- ja rajarekisteri*)
 - “Bounds exceeded”-interrupt
- Operating System (OS), (*käyttöjärjestelmä*)
 - Bookkeeping about unallocated (free) memory areas
 - Process swapping between memory and disk
 - Process switch: set new values to base and limit registers
 - Illegal (unauthorized) memory access: kill the process

More on
OS course



Virtual Memory Implementation (*Virtuaalimuistitoteutus*)


- Methods
 - Base and limit registers (*kanta- ja rajarekisterit*)
 - Segmentation (*segmentointi*)
 - Paging (*sivutus*)
 - Segmented paging, multilevel paging
- Hardware support
 - MMU - Memory Management Unit
 - Part of processor
 - Varies with different methods
 - Sets limits on what types of virtual memory (methods) can be implemented using this HW

Base and Limit Registers

- Continuous memory partitions
 - One or more (4?) per process
 - May have separate base and limit registers
 - Code, data, shared data, etc
 - By default, or given explicitly in each mem. ref.
- BASE and LIMIT registers in MMU
 - All addresses logical in machine instructions
 - Exec. time address mapping for address (x):
 - Check: $0 \leq x < \text{LIMIT}$
 - Physical address: $\text{BASE} + x$

From Comp. Org I

Address Mapping using Base and Limit Registers (Osoitteenmuunnos rajarekistereitä käyttäen)



Virtual memory

OS course content

- Only needed chunks in the memory, no need to be contiguously
 - Demand paging (*Tarvenouto*)
- Chunk size?
 - Fixed size = Paging
 - Variable size = Segmentation
 - Combined = Paged segments
- OS bookkeeping (*KJ:n kirjanpito*)
 - Page frame table (*sivutilataulu*)
 - Which page frames are free, which are occupied
 - Each process has its own page table (*sivutaulu*)
 - Page in memory or on disk? Presence-bit
 - In memory, which page frame contains this page?
 - Other control? Bits: Modified, Referenced

Computer Organization II, Spring 2009, Tiina Niklander 23.3.2009 19



The diagram illustrates the mapping between a program's pages and memory frames. On the left, a cylinder labeled "Load A" contains "Process A" with four pages: Page 0, Page 1, Page 2, and Page 3. To its right is a "Free frame list" with frame numbers 13, 14, 15, 18, 20, 16, 17, 19. In the middle, "Main memory" is shown as a vertical stack of 20 slots. Arrows point from Process A's pages to specific memory frames: Page 0 to frame 13, Page 1 to frame 14, Page 2 to frame 15, and Page 3 to frame 18. These mapped frames are highlighted in grey. To the right, another "Main memory" stack shows the actual contents: Page 1 of A, Page 2 of A, Page 3 of A, In use, In use, Page 0 of A, In use. A "Program: pages" box is on the far right. Below the main memory stacks, a "Process A page table" is shown with entries 18, 13, 14, 15, corresponding to the mapped frames. A callout box says "OS load process A from disk". A note at the bottom right says "(Sta06 Fig 8.15)".



Computer Organization II, Spring 2009, Tiina Niklander



23.3.2009 20



Comp. Org II, Spring 2009



10











TLB vs. Cache

TLB Miss

- CPU waits idling
- HW implementation
- Invisible to process
- Data is copied from memory to TLB
 - from page table data
 - from cache?
- Delay 4 (or 2 or 8?) clock cycles

Cache Miss

- CPU waits idling
- HW implementation
- Invisible to process
- Data is copied from memory to cache
 - from page data
- Delay 4 (or 2 or 8?) clock cycles

Computer Organization II, Spring 2009, Tiina Niklander 23.3.2009 31

TLB Misses vs. Page Faults

TLB Miss

- CPU waits idling
- HW implementation
- Data is copied from memory to TLB (or from cache)
- Delay 1-4 (?) clock cycles



Page Fault

- Process is suspended and cpu executes some other processes
- SW implementation
- Data is copied from disk to memory
- Delay 1-4 (?) clock cycles



Computer Organization II, Spring 2009, Tiina Niklander 23.3.2009 32


Replacement policy (*Korvauspolitiikka*)



- Which page should be replaced, where there is not enough free page frames in main memory?
- Local/ global policy
 - Select from the processes own pages
 - Select from all pages (of all processes)
- Algorithm
 - Clock, Second chance, LRU, ...
- MMU
 - At page access set Referenced=1 (read)
 - set Modified=1, page content changed (write)
- OS
 - Reset Referenced and Modified “periodically”
 - Replace a page where R=0, M=0
 - M=1 \Rightarrow write the page to disk before reusing the page frame

OS course

Inverted page table (*käänteinen sivutaulu*)

- Just one shared inverted page table
- MMU: PTR (page table reg), PidR (process id register), TLB







Computer Organization II

Example



Pentium (IA-32)

See also Tan06



Pentium support for memory management

- Unsegmented unpaged, max $2^{32} = 4$ GB
 - Virtual address = physical address
 - Efficient \Rightarrow feasible in real-time systems
- Unsegmented paged (*Sivuttava*), max 4 GB
 - Linear address space (*lineaarinan osoiteavaruus*)
 - Page and frame size: 4KB or 4MB
 - Protection frame based
- Segmented unpaged (*Segmentoiva*), max $2^{48} = 64$ TB
 - Several segments \Rightarrow several linear memory spaces
 - Protection segment based
- Segmented paged (*Sivuttava segmentointi*), max 64 TB
 - Memory management using pages and page frames
 - Protection segment based





Segment Descriptor (Segment Table Entry)	
Base	Defines the starting address of the segment within the 4-GByte linear address space.
D/B bit	In a code segment, this is the D bit and indicates whether operands and addressing modes are 16 or 32 bits.
Descriptor Privilege Level (DPL)	Specifies the privilege level of the segment referred to by this segment descriptor.
Granularity bit (G)	Indicates whether the Limit field is to be interpreted in units by one byte or 4 KBytes.
Limit	Defines the size of the segment. The processor interprets the limit field in one of two ways, depending on the granularity bit: in units of one byte, up to a segment size limit of 1 MByte, or in units of 4 KBytes, up to a segment size limit of 4 GBytes.
S bit	Determines whether a given segment is a system segment or a code or data segment.
Segment Present bit (P)	Used for nonpaged systems. It indicates whether the segment is present in main memory. For paged systems, this bit is always set to 1.
Type	Distinguishes between various kinds of segments and indicates the access attributes.

(Sta06 Table 8.5)

Computer Organization II, Spring 2009, Tiina Niklander

23.3.2009 41



Page Directory Entry and Page Table Entry	
Accessed bit (A)	This bit is set to 1 by the processor in both levels of page tables when a read or write operation to the corresponding page occurs.
Dirty bit (D)	This bit is set to 1 by the processor when a write operation to the corresponding page occurs.
Page Frame Address	Provides the physical address of the page in memory if the present bit is set. Since page frames are aligned on 4K boundaries, the bottom 12 bits are 0, and only the top 20 bits are included in the entry. In a page directory, the address is that of a page table.
Page Cache Disable bit (PCD)	Indicates whether data from page may be cached.
Page Size bit (PS)	Indicates whether page size is 4 KByte or 4 MByte.
Page Write Through bit (PWT)	Indicates whether write-through or write-back caching policy will be used for data in the corresponding page.
Present bit (P)	Indicates whether the page table or page is in main memory.
Read/Write bit (RW)	For user-level pages, indicates whether the page is read-only access or read/write access for user-level programs.
User/Supervisor bit (US)	Indicates whether the page is available only to the operating system (supervisor level) or is available to both operating system and applications (user level).

(Sta06 Table 8.5)

Computer Organization II, Spring 2009, Tiina Niklander

23.3.2009 42


Pentium: Protection (suojaus)

- Privilege level indicated in CPU's status register PSW
 - 00=highest, 11 = lowest
 - Higher can access lower level data
 - Privileged instructions only on level=00
- Processes and segments have level
 - Segment descriptor
 - DPL, descriptor privilege level
 - Type: code/data? -> R/W
 - Pagetable: R/W-bit
- Linux and Windows:
 - Only two of the levels in use

(Tan06 Fig 6-16)

Computer Organization II, Spring 2009, Tiina Niklander

23.3.2009 43





Review Questions / Kertauskysymyksiä

- What hardware support is needed for virtual memory implementation?
 - Differences of paging and segmentation?
 - Why to combine paging and segmentation?
 - Relationship of TLB and cache? Similarities, differences?
-
- Mitä laitteistotason tukea tarvitaan VM:n toteuttamiseksi?
 - Miten sivutus ja segmentointi eroavat toisistaan?
 - Miksi ne joskus yhdistetään?
 - Miten TLB ja välimuisti suhtautuvat toisiinsa?