

HELSINGIN YLIOPISTO
HELSINGFORS UNIVERSITET
UNIVERSITY OF HELSINKI

Lecture 3

Digital logic

Stallings: Appendix B
 Boolean Algebra
 Combinational Circuits
 Simplification
 Sequential Circuits

Computer Organization II

Boolean Algebra

Computer Organization II, Spring 2009, Tiina Niklander
10.3.2009 2

Boolean Algebra

- George Boole
 - ideas 1854
- Claude Shannon (kuva) (gradu)
 - apply to circuit design, 1938
 - "father of information theory"

Topics:

- Describe digital circuitry function (piirisuunnittelu)
 - programming language?
- Optimise given circuitry
 - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Computer Organization II, Spring 2009, Tiina Niklander
10.3.2009 3

Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
 - binary: AND (·) $A \cdot B = AB$ ja tai product
 - OR (+) $B + C$ sum
 - unary: NOT (̄) \bar{A} ei negation
- Composite operations, equations
 - precedence: NOT, AND, OR
 - parenthesis

$$D = A + \bar{B} \cdot C = A + ((\bar{B})C)$$

integer arithmetics

Computer Organization II, Spring 2009, Tiina Niklander
10.3.2009 4

Boolean Algebra

- Other operations
 - XOR (exclusive-or)
 - NAND $A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$
 - NOR $A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$
- Truth tables

Boolean Operators							
P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1)

Computer Organization II, Spring 2009, Tiina Niklander
10.3.2009 5

Postulates and Identities

- How can I manipulate expressions?
 - Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws vaihdantelaki
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws jakajenlaki
$1 \cdot A = A$	$0 + A = A$	Identity Elements neutraalilaki
$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$	Inverse Elements
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	0:n kanssa, summa 1:n kanssa
$A \cdot A = A$	$A + A = A$	tulo ja summa itsensä kanssa
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws liitännäisyys
$\bar{\bar{A}} = A$	$\overline{A + B} = \bar{A} \cdot \bar{B}$	DeMorgan's Theorem

(Sta06 Table B.2)

Computer Organization II, Spring 2009, Tiina Niklander
10.3.2009 6

Gates (veräjät / portit)

- Implement basic Boolean algebra operations
- Fundamental building blocks
 - 1 or 2 inputs, 1 output
- Combine to build more complex circuits
 - memory, adder, multiplier, ...
- Gate delay
 - change inputs, after gate delay new output available
 - 1 ns? 10 ns? 0.1 ns?

yhteenlaskupiiri, kertolaskupiiri

<http://tosh-www.informatik.uni-hamburg.de/applets/emos/emosdemo.html> (extra material)

Sta06 Fig B.1

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 7

Functionally Complete Set

funktionaalisesti täydellinen joukko => joukosta voidaan muodostaa kaikki portit

- Can build all basic gates (AND, OR, NOT) from a smaller set of gates
 - With AND, NOT (Nämä seuraavat suoraan DeMorganin kaavoista)
 - With OR, NOT
 - With NAND alone
 - With NOR alone

$A + B = \overline{\overline{A} \cdot \overline{B}}$

OR with AND and NOT gates

Sta06 Fig B.2, B.3

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 8

Combinational Circuits

yhdistelmäpiirit

- Interconnected set of gates (Sta06 Fig B.4)
 - m inputs, n outputs
 - change inputs, wait for gate delays, new outputs
- Each output
 - depends on combination of input signals
 - can be expressed as Boolean function of inputs
- Function can be described in three ways
 - with Boolean equations (one equation for each output)
 - with truth table
 - with graphical symbols for gates and wires

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 9

Describing the Circuit

Boolean equations $F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C$

Truth table

inputs			output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Graphical symbols (Sta06 Table B.3)

Sta06 Fig B.4

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 10

Computer Organization II

Simplification

Piirinyksinkertaistaminen

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 11

Simplify Presentation (and Implementation)

- Boolean equations
 - Sum of products form (SOP) tulosten summa (Sta06 Table B.3, Sta06 Fig B.4)

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C$$
 - Product of sums form (POS) summien tulo

$$F = (A + B + C) \cdot (A + B + \overline{C}) \cdot (\overline{A} + B + C) \cdot (\overline{A} + B + \overline{C}) \cdot (\overline{A} + \overline{B} + C)$$

Boolean algebra

Sta06 Fig B.5

- Which presentation is better?
 - Fewer gates? Smaller area on chip?
 - Smaller circuit delay? Faster?

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 12

Algebraic Simplification

- Circuits become too large to handle?
- Use basic identities to simplify Boolean expressions

$$F = \overline{A}BC + A\overline{B}C + ABC$$

$$= AB + BC = B(A + C)$$

Sta06 Fig B.4
Sta06 Fig B.6

- May be difficult to do!
- How to do it automatically?
- Build a program to do it "best"?

$$f = \overline{a}bcd + a\overline{b}cd + ab\overline{c}d + abc\overline{d} + abc\overline{d} + abcd + abcd + abcd + abcd$$

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 13

How so?

$$F = \overline{A}BC + \overline{A}BC + ABC$$

$$= \overline{A}BC + \overline{A}BC + ABC + ABC$$

$$= (\overline{A}BC + \overline{A}BC) + (ABC + ABC)$$

$$= \overline{A}B(C + C) + (A + A)BC$$

$$= \overline{A}B(1) + (1)BC$$

$$= \overline{A}B + BC$$

$$= B(\overline{A} + C)$$

Boolean algebra:
 $A + A = A$

And this? $f = \overline{a}bcd + a\overline{b}cd + ab\overline{c}d + abc\overline{d} + abc\overline{d} + abcd + abcd + abcd + abcd$

Entäs tämä?

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 Lecture 3 14

Karnaugh Map

Karnaugh kartta

- Represent Boolean function (i.e., circuit) truth table in another way
 - Use canonical form: each term has each variable once
 - Use SOP presentation
- Karnaugh map squares
 - Each square is one product (input value combination)
 - Value is one (1) iff the product is present
 - o/w value is "empty"

(a) $F = A\overline{B} + A\overline{B}$
(b) $F = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C}$

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 15

Karnaugh Map

- Adjacent squares differ only in one input value (wrap around)
- Square for input combination $\overline{A}\overline{B}C\overline{D}$ 1001

(c) $F = \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D}$

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 16

Karnaugh Map Simplification

- If adjacent squares have value 1, input values differ only in one variable
- Value of that variable is irrelevant (when all other input variables are fixed for those squares)
- Can ignore that variable for those expressions
 - $\overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D}$ ignore C
 - $\overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}C\overline{D}$

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 17

Using Karnaugh Maps to Minimize Boolean Functions (8)

Original function $f = \overline{a}bcd + \overline{a}bcd$

Canonical form (already OK)

Karnaugh Map

Find smallest number of circles, each with largest number (2^k) of 1's

- can wrap-around

Select parameter combinations corresponding to the circles

Get reduced function $f = bd + ac + ab$

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 18

Impossible Input Variable Combinations

(3)

- What if some input combinations can never occur?
 - Mark them "don't care", "d"
 - Treat them as 0 or 1, whichever is best for you
 - More room to optimize

$f = bd + a$

Computer Organization II, Spring 2009, Tina Niklander 19

Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number

(3)

- Truth table?
- Karnaugh maps for W, X, Y and Z?

Computer Organization II, Spring 2009, Tina Niklander 20

Example cont.: Truth Table

Truth Table for the One-Digit Packed Decimal Incrementer

Input				Output					
Number	A	B	C	D	Number	W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
	1	0	1	0		d	d	d	d
	1	0	1	1		d	d	d	d
	1	1	0	0		d	d	d	d
	1	1	0	1		d	d	d	d
	1	1	1	0		d	d	d	d
	1	1	1	1		d	d	d	d

Don't care condition

(Sta06 Table B.4)

Computer Organization II, Spring 2009, Tina Niklander 21

Example cont: Karnaugh Map

(Sta06 Table B.4)

(a) $W = A'D$ (b) $X = BD + BC + BCD$

(c) $Y = A'CD + A'CD$ (d) $Z = \bar{D}$ (Sta06 Fig B.10)

Computer Organization II, Spring 2009, Tina Niklander 22

Other Methods to simplify Boolean expressions

- Why?
 - Karnaugh maps become complex with 6 input variables
- Quine-McKluskey method
 - Tabular method
 - Automatically suitable for programming
- Luque Method
 - Based on dividing circle in different ways
 - Can be fractally expanded to infinitely many variables
- Interesting, but not part of this course
- Details skipped

Computer Organization II, Spring 2009, Tina Niklander 23

Computer Organization II

Basic Combinatorial Circuits

Building blocks for more complex circuits

- Multiplexer
- Encoders/decoder
- Read-Only-Memory
- Adder

Computer Organization II, Spring 2009, Tina Niklander 24

Multiplexers

- Select one of many possible inputs to output
 - black box
 - truth table
 - implementation
- Each input/output "line" can be many parallel lines
 - select one of three 16 bit values
 - $C_{0..15}$, $IR_{0..15}$, $ALU_{0..15}$
 - simple extension to one line selection
 - Used to control signal and data routing
 - Example: loading the value of PC

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 25

Encoders/Decoders

- Exactly **one** of many Encoder input or Decoder output lines is 1
- Encode that line number as output
 - hopefully less pins (wires) needed this way
 - optimise for space, not for time
- Example:
 - encode 8 input wires with 3 output pins
 - route 3 wires around the board
 - decode 3 wires back to 8 wires at target

Ex. Choosing the right memory chip from the address bits.

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 26

Read-Only-Memory (ROM) (5)

- Given input values, get output value
 - Like multiplexer, but with **fixed data**
- Consider input as address, output as contents of memory location
- Example
 - Truth tables for a ROM
 - 64 bit ROM
 - 16 words, each 4 bits wide
 - Implementation with decoder & or gates

Mem (7) = 4
Mem (11) = 14

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 27

Adders

- 1-bit adder
 - $A=1$, $B=0$ → Carry=0, Sum=1
- 1-bit adder with carry
 - Carry=1, $A=1$, $B=0$ → Carry=1, Sum=0
- Implementation
- Build a 4-bit adder from four 1-bit adders

Compare to ROM?

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 28

Computer Organization II

Sequential Circuits

- Flip-Flop
- S-R Latch
- Registers
- Counters

sarjalliset piirit

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 29

Sequential Circuit (sarjallinen piiri)


- Circuit has (modifiable) internal state
 - remembers its previous state
- Output of circuit depends (also) on internal state
 - not only from current inputs
 - output = $f_o(\text{input}, \text{state})$
 - new state = $f_s(\text{input}, \text{state})$
- Circuits needed for
 - processor control
 - registers
 - memory

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 30


http://www.du.edu/~etuttle/electron/elect36.htm

Flip-Flop (kiikku)

- William Eccles & F.W. Jordan
 - with vacuum tubes, 1919
- 2 states for Q (0 or 1, true or false)
- 2 outputs
 - complement values
 - both always available on different pins
- Need to be able to change the state (Q)



Eccles-Jordan Trigger




Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 31

S-R Flip-Flop or S-R Latch (salpa)

Usually both 0 \rightarrow $R=0$ \rightarrow ? \rightarrow Q

S = "SET" = "Write 1" = "set S=1 for a short time"
 R = "RESET" = "Write 0" = "set R=1 for a short time"

$\text{nor}(0, 0) = 1$
 $\text{nor}(0, 1) = 0$
 $\text{nor}(1, 0) = 0$
 $\text{nor}(1, 1) = 0$




Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 32

S-R Latch Stable States (4)

- 1 bit memory (value = value of Q)
- bistable, when R=S=0
 - Q=0?
 - Q=1?

$\text{nor}(0, 0) = 1$
 $\text{nor}(0, 1) = 0$
 $\text{nor}(1, 0) = 0$
 $\text{nor}(1, 1) = 0$

$t = f_s(\text{input, state})$
 $t = f_r(\text{input, state})$




Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 33

S-R Latch Set (=1) and Reset (=0) (17)

Write 1: S= 0 \rightarrow 1 \rightarrow 0

Write 0: R= 0 \rightarrow 1 \rightarrow 0


$\text{nor}(0, 0) = 1$
 $\text{nor}(0, 1) = 0$
 $\text{nor}(1, 0) = 0$
 $\text{nor}(1, 1) = 0$



Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 34

Clocked Flip-Flops


- State change can happen only when clock is 1
 - more control on state changes
- Clocked S-R Flip-Flop
- D Flip-Flop (Sta06 Fig B.27)
 - only one input D
 - D = 1 and CLOCK \rightarrow write 1
 - D = 0 and CLOCK \rightarrow write 0
- J-K Flip-Flop (Sta06 Fig B.28)
 - Toggle Q when J=K=1 (Sta06 Fig B.29)



Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 35

Registers

- Parallel registers (Sta06 Fig B.30)
 - read/write
 - CPU user registers
 - additional internal registers
- Shift Registers
 - shifts data 1 bit to the right
 - serial to parallel?
 - ALU ops?
 - rotate?



Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 36

Counters

- Add 1 to stored counter value
- Counter
 - parallel register plus increment circuits
- Ripple counter (aalto, viive)
 - asynchronous
 - increment least significant bit, and handle "carry" bit as far as needed
- Synchronous counter
 - modify all counter flip-flops simultaneously
 - faster, more complex, more expensive

space-time tradeoff

A 4-bit asynchronous "up" counter

The 1st flip-flop toggles on every clock pulse

The 2nd flip-flop toggles only if the 1st flip-flop is high

The 3rd flip-flop toggles only if the 1st and 2nd flip-flops are high

The 4th flip-flop toggles only if the 1st, 2nd, and 3rd flip-flops are high

<http://www.electronicshobby.com>

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 37

Summary

- Boolean Algebra → Gates → Circuits
 - can implement all with NANDs or NORs
 - simplify circuits:
 - Karnaugh, (Quine-McKluskey, Luque, ...)
- Components for CPU design
 - ROM, adder
 - multiplexer, encoder/decoder
 - flip-flop, register, shift register, counter

Simulations of gates and circuits:

Hades Simulation Framework: <http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/index.html>

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 38

-- End of Appendix B: Digital Logic --

Simple processor

http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 39

Kertauskysymyksiä/Review questions

- DeMorganin laki?
- Miten boolean funktio minimoidaan Karnaugh- kartan avulla?
- Mitä eroa sarjallisessa piirissä on verrattuna "normaaliin" kombinatoriseen piiriin?
- Miten S-R kiikku toimii?

- DeMorgan's theorem?
- How to minimize a Boolean function using Karnaugh's map?
- How do sequential circuits differ from 'normal' combinational circuits?
- How does the S-R flip-flop function?

Computer Organization II, Spring 2009, Tiina Niklander 10.3.2009 40