


Computer Organization II




Bus characteristics

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 7

Bus characteristics

- Width
 - ~ 50 – 100 lines (*johdinta*) – mother board, cable, connectors
- Bus type
 - Dedicated, non-multiplexed (*dedikoitu*)
 - Address and data – separate lines
 - Time multiplexed (*aikavuoroteltu*)
 - Address and data share lines
 - Address valid / data valid -line
- Arbitration (*käyttövuoron varaus*)
 - Centralized
 - One bus controller, arbiter (*väyläohjain*)
 - Distributed
 - Controllers have necessary logic



(Sta06 Fig 3.17)

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 8

Bus characteristics

- Timing (*ajotus, tahdistus*)
 - Synchronous (*tahdistettu*)
 - Regular clock cycle (*kellopulsssi*) – sequence of 0s and 1s
 - Asynchronous
 - Separate signals when needed
- Shared traffic rules
 - everyone knows what is going to happen next
- Efficiency (*tehokkuus*)
 - Bandwidth (*kaistanleveys*)
 - How many bits per second

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 9

Synchronous timing

- Based on clock
 - Control line has clock pulse (cycle 1-0)
 - All devices "hear" the same pulse
- Event takes one cycle (commonly)
 - Start at the begin of the cycle (leading edge)
 - For example, reading data takes one cycle
- All devices in the bus work at the same pace
 - Slowest determines the speed of all
 - Each device knows the speed of the others
 - ⇒ knows, when it is ready for next event
- "Do this during the next cycle"
 - ⇒ Device can count on the other one to do it!

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 10


Asynchronous timing

- Devices can use arbitrary speeds (variation allowed)
 - Processing time depends on the device
 - Device can determine, when the other one is ready
 - How long is the event going to last to perform?
- Synchronization using a special signal
 - Send synchronization signal, when work done and ready
 - Address and data on bus ⇒ send signal "write" (for example: change "write"-line to 1)
 - Data stored to memory ⇒ send signal "ack"
 - Time of the next event depends on the finish of the previous
- "Do this when you have time, inform me when ready"

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 11

Timing diagrams (*ajotuskaavio*)

- See Appendix 3a [Sta06, Ch 3]



(a) Signal as a function of time





(b) Groups of lines

(c) Cause-and-effect dependencies

Response or Response#
Asserted on 0; asserted on 1

(Sta06 Fig 3.27)


Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 12



Bus configuration

- All devices on one bus?
 - All must use the same technique
 - Long bus ⇒ propagation delay (*etenemisviive*)
 - Combined data rates of the devices may exceed the capacity of the bus
 - Collisions on the arbitration, extra wait
 - Synchronous? ⇒ slowest determines the speed of all
- Bus hierarchy
 - Isolate independent traffic from each other
 - Maximize the most important transfer pace, CPU ⇔ MEM
 - I/O can manage with lower speed

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 17



Computer Organization II

PCI-bus

[Sta06, Ch 3.5]

<http://www.soe.ucsc.edu/classes/cmpe003/Spring02/motherboard.gif>

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 19

PCI: Peripheral Component Interconnect

- Time-based; 49 mandatory (+51 optional) signal lines
 - Address data: 32b mandatory (optional allows 64b)
 - Other signals: 17 mandatory (+ 19 optional)
- Centralized arbiter (*keskitetty välän varaus*)
- Synchronous timing (*Synkroninen tahdistus*)
 - own 33 or 66 MHz clock (PCI-X: 133/156/533 Mhz)
 - Transfer rate 133, 266, 532 MB/s (PCI-X: 1 GB/s, 4 GB/s)
- Events on the bus
 - read, write, read block, write block (multiplexed)
- Max 16 devices

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 20

49 mandatory signal lines (pakollista johdinta) (Sta06 Table 3.3)

- AD[32]: address or data, multiplexed (*aikavuorottelu*)
 - + 1 parity
- C/BE[4]: bus command tai byte enable, multiplexed
 - For example: 0110/1111 = memory read/all 4 Bytes
- CLK, RST#: clock, reset
- 6 for interface control
 - FRAME#, IRDY#, TRDY#, STOP#, IDSEL, DEVSEL#
- 2 for arbitration (*välän varaus*)
 - REQ# requires, GNT# granted
 - Dedicated lines for devices
- 2 error reporting pins (lines)
 - PERR# parity, SERR# system



Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 21


51 optional signal lines (valinnaista johdinta tai signaalia) (ks. Sta06 Table 3.4)

- 4 lines for interrupt requests (*keskeytyspyyntö*)
 - Each device has its own dedicated line(s)
- 2 lines for cache support (on CPU or other devices)
 - snoopy cache
- 32 A/D extra lines
 - 32 mandatory + 32 optional => 64 bit address/data lines
- 4 additional lines for C/BE bus command tai byte enable
- 2 lines to negotiate 64b transfer
- 1 extra parity line
- 5 lines for testing

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 22


PCI: transactions

- Bus activity as transactions
 - New bus request for each new transaction
- First reservation
 - Central arbiter
 - send REQ#, wait for GNT#
- Then transaction
 - Initiator or master (device who reserved the bus)
 - Begin by asserting FRAME# (reserve of bus)
 - Stop by releasing FRAME# (indicate free bus) (Sta06 Fig 3.24)




Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 23

Bus arbitration : A and B want bus





(Sta06 Fig 3.25)

Computer Organization II, Spring 2009, Tiina Niklander 12.3.2009 24



- ### PCI: transactions
- Memory or I/O Read/Write [Line | Multiple]
 - Transfer one or more words (alternatively: cache line or block)
 - Memory Write and Invalidate
 - Guarantees that at least one cache line written to memory (*Takaa, että tieto siirtyy välimuistista muistiin*)
 - Configuration Read/Write
 - Access to configuration parameters on the device (256B)
 - Plug-and-Play, PnP
 - Interrupt Acknowledge
 - Interrupt controller collect more interrupt information from the device (to create interrupt vector for interrupt handler)
 - Special Cycle
 - Broadcast (*yleislähetys*) to one or more targets
 - Dual Address Cycle
 - Indication of using 64 bit address
- Computer Organization II, Spring 2009, Tiina Niklander 26



Tietokoneen rakenne

PCI Express

[Tan06, s. 212]

Computer Organization II, Spring 2009, Tiina Niklander 29

- ### Packet-switched PCI Express (PCIe, PCI-E)
- PCI bus is too slow for some devices
 - Replaces PCI bus (and possibly other I/O-bus)
 - Already available on new computers
 - Hub on motherboard acting as a crossbar switch (*kytkin*)
 - Based on point-to-point connections (*kaksipisteyhteys*)
 - Full-dublex, one lane has two lines (one send, one receive)
 - One device can used one or more (2,4,8,16,32) lanes
 - Data stream (serial transfer)
 - Small packets (header + payload), bits in sequence
 - No reservation, no control signals.
 - Each device may send at any time, when it wishes
 - Packet header contains the control information (like target)
 - Data rate on one lane 250MB/s (future 3rd gen: 1GB/s)
- Computer Organization II, Spring 2009, Tiina Niklander 30

