

**Tietokoneen rakenne**

# Digital logic

**Stallings: Appendix B**

- Boolean Algebra
- Combinational Circuits
- Simplification
- Sequential Circuits

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 1

**Tietokoneen rakenne**

# Boolean Algebra

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 2

**Boolean Algebra**

- George Boole
  - ideas 1854
- Claude Shannon
  - apply to circuit design, 1938
  - "father of information theory"

**Topics:**

- Describe digital circuitry function (piirisuunnittelu)
  - programming language?
- Optimise given circuitry
  - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 3

**Boolean Algebra**

- **Variables:** A, B, C
- **Values:** TRUE (1), FALSE (0)
- **Basic logical operations:**
  - binary: AND (·)  $A \bullet B = AB$  ja, tulo,
  - OR (+)  $B + C$  tai, yhteenlasku,
  - unary: NOT (¬)  $\bar{A}$  ei negaatio
- **Composite operations, equations**
  - precedence: NOT, AND, OR
  - parenthesis
$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 4

**Boolean Algebra**

- **Other operations**
  - NAND  $A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$
  - NOR  $A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A+B}$
- **Truth tables**
  - What is the result of the operation?

			Boolean Operators				
P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1)

**Postulates and Identities**

- **How can I manipulate expressions?**
  - Simple set of rules?

Basic Postulates		
$A + B = B + A$	$A + B = B + A$	Commutative Laws
$A + (B + C) = (A + B) + (A + C)$	$A + (B + C) = (A + B) + (A + C)$	Distributive Laws
$1 \cdot A = A$	$0 + A = A$	Identity Elements
$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$	Inverse Elements

Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	
$A \cdot A = A$	$A + A = A$	
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B + C) = (A + B) + C$	Associative Laws
$\overline{A \cdot B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem

(Sta06 Table B.2)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 5

### Gates (veräjät / portit)

**Implement basic Boolean algebra operations**

- Fundamental building blocks**
  - 1 or 3 inputs, 1 output
- Combine to build more complex circuits**
  - memory, adder, multiplier, ...      yhteenlaskupiiri, kertolaskupiiri
- Gate delay**
  - change inputs, after gate delay new output available
  - 1 ns? 10 ns? 0.1 ns?

(extra material) Sta06 Fig B.1

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 7

### Functionally Complete Set

funktioaaliseksi täydellinen joukko

**Can build all basic gates (AND, OR, NOT) from a smaller set of gates**

- With AND, NOT
- With OR, NOT
- With NAND alone
- With NOR alone

$$A + B = \overline{\overline{A} \bullet \overline{B}}$$

Sta06 Fig B.2, B.3

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 8

### Combinational Circuits

yhdistelmapiirit

**Interconnected set of gates**

- n inputs, n outputs
- change inputs, wait for gate delays, new outputs

**Each output**

- depends on combination of input signals
- can be expressed as Boolean function of inputs

**Function can be described in three ways**

- with Boolean equations (one equation for each output)
- with truth table
- with graphical symbols for gates and wires

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 9

### Describing the Circuit

**Boolean equations**

$$F = \overline{ABC} + \overline{ABC} + ABC$$

**Truth table**

Inputs			Output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta06 Table B.3)

**Graphical symbols** Sta06 Fig B.4

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 10

### Tietokoneen rakenne

Simplification Piirin yksinkertaistaminen

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 11

### Simplify Presentation (and Implementation)

**Boolean equations**

- Sum of products form (SOP)
  - Sta06 Table B.3
  - Sta06 Fig B.4
$$F = \overline{ABC} + \overline{ABC} + ABC$$
- Product of sums form (POS)
  - Boolean algebra
  - Sta06 Fig B.5
$$F = (A + B + C) \bullet (A + B + \overline{C}) \bullet (\overline{A} + B + C) \bullet (\overline{A} + B + \overline{C}) \bullet (\overline{A} + \overline{B} + C) \bullet (\overline{A} + \overline{B} + \overline{C})$$

**Which presentation is better?**

- Fewer gates? Smaller area on chip?
- Smaller circuit delay? Faster?

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 12

## Algebraic Simplification

- Circuits become too large to handle?
- Use basic identities to simplify Boolean expressions

$$\begin{aligned} F &= \overline{ABC} + \overline{ABC} + ABC \\ &\downarrow \quad \downarrow \quad \downarrow \\ &= AB + BC = B(A + C) \end{aligned}$$

Sta06 Fig B.4  
Sta06 Fig B.6

- May be difficult to do
- How to do it automatically?
- Build a program to do it "best?"


$$\begin{aligned} f &= \overline{abcd} + \overline{abcd} + ab\overline{cd} + ab\overline{cd} \\ &\quad + abcd + ab\overline{cd} + ab\overline{cd} + ab\overline{cd} \end{aligned}$$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 13

## Karnaugh Map

- Represent Boolean function (i.e., circuit) truth table in another way
- Use canonical form: each term has each variable once
- Use SOP presentation

- Karnaugh map squares
- Each square is one product (input value combination)
- Value is one (1) iff the product is present  
o/w value is "empty"




(Sta06 Fig B.7) (a)  $F = A'B'C + A'BC + ABC$

(b)  $F = \overline{ABC} + \overline{ABC} + ABC$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 14

## Karnaugh Map

- Adjacent squares differ only in one input value (wrap around)
- Square for input combination  $A\bar{B}\bar{C}D = 1001$




(c)  $F = \overline{A}BCD + \overline{A}BC'D + ABC'D$

(Sta06 Fig B.7)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 15

## Karnaugh Map Simplification

- If adjacent squares have value 1, input values differ only in one variable
- Value of that variable is irrelevant (when all other input variables are fixed for those squares)
- Can ignore that variable for those expressions



Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 16

## Using Karnaugh Maps to Minimize Boolean Functions (8)

Original function

$$f = abcd + ab\bar{c}d + ab\bar{c}\bar{d} + ab\bar{c}d + ab\bar{c}\bar{d}$$

$$+ ab\bar{c}d + ab\bar{c}\bar{d} + ab\bar{c}d + ab\bar{c}\bar{d}$$

Canonical form (already OK)

Karnaugh Map

Find smallest number of circles, each with largest number ( $2^k$ ) of 1's  
• can wrap-around


Select parameter combinations corresponding to the circles

Get reduced function  $f = bd + ac + ab$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 17

## Impossible Input Variable Combinations

- What if some input combinations can never occur?
- Mark them "don't care", "d"
- treat them as 0 or 1, whichever is best for you
- more room to optimize



Treat as 0      Treat as 1

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 18

**Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number (3)**

n Truth table?  
n Karnaugh maps for W, X, Y and Z?

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 19

**Example cont.: Truth Table**

Input				Output					
Number	A	B	C	D	Number	W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
		1	0	1	0	d	d	d	d
		1	0	1	1	d	d	d	d
Don't care	1	1	0	0		d	d	d	d
con-	1	1	0	1		d	d	d	d
di-	1	1	1	0		d	d	d	d
tion	1	1	1	1		d	d	d	d

(Sta06 Table B.4)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 20

**Example cont: Karnaugh Map**

(a)  $W = AD + ABCD$   
(b)  $X = BD + BC + BCD$   
(c)  $Y = A'CD + A'CD̄$   
(d)  $Z = D̄$  (Sta06 Fig B.10)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 21

- Other Methods to simplify Boolean expressions**
- n Why?
    - u Karnaugh maps become complex with 6 input variables
  - n Quine-McKluskey method
    - u Tabular method
    - u Automatically suitable for programming
  - n Luque Method
    - u Based on dividing circle in different ways
    - u Can be fractally expanded to infinitely many variables
  - n Interesting, but not part of this course
  - n Details skipped
- Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 22

**Tietokoneen rakenne**

## Basic Combinatorial Circuits

Building blocks for more complex circuits

- u Multiplexer
- u Encoders/decoder
- u Read-Only-Memory
- u Adder

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 23

- Multiplexers**
- n Select one of many possible inputs to output
    - u black box [Sta06 Fig B.12]
    - u truth table [Sta06 Table B.7]
    - u implementation [Sta06 Fig B.13]
  - n Each input/output "line" can be many parallel lines
    - u select one of three 16 bit values
      - §  $C_{0..15}$ ,  $IR_{0..15}$ , ALU $_{0..15}$
    - u simple extension to one line selection
      - § lots of wires, plenty of gates ...
- Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 24



## Encoders/Decoders

- Only one of many Encoder input or Decoder output lines can be 1
- Encode that line number as output
  - hopefully less pins (wires) needed this way
  - optimise for space, not for time
  - Example:
    - § encode 8 input wires with 3 output pins
    - § route 3 wires around the board
    - § decode 3 wires back to 8 wires at target



[Sta06 Fig B.15]

Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 25

## Read-Only-Memory (ROM) (5)

- Given input values, get output value
  - Like multiplexer, but with fixed data
- Consider Input as address, output as contents of memory location
- Example
  - Truth tables for a ROM [Sta06 Table B.8] Mem (7) = 4
    - § 64 bit ROM
    - § 16 words, each 4 bits wide
  - Implementation with decoder & or gates [Sta06 Fig B.20]



Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 26



## Adders



Implementation [Sta06 Table B.9, Fig B.22]

Build a 4-bit adder from four 1-bit adders [Sta06 Fig B.21]

Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 27

## Tietokoneen rakenne

### Sequential Circuits

sarjalliset  
pilirit

- Flip-Flop
- S-R Latch
- Registers
- Counters

Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 28



## Sequential Circuit (sarjallinen pilari)

- Circuit has (modifiable) internal state
  - remembers its previous state
- Output of circuit depends (also) on internal state
  - not only from current inputs
  - output =  $f_o(\text{input}, \text{state})$
  - new state =  $f_s(\text{input}, \text{state})$
- Circuits needed for
  - processor control
  - registers
  - memory

Tietokoneen rakenne / 2006 / Teemu Kerola


29.8.2006

Luento 3 - 29



## Flip-Flop (kiukku)

- 2 states for Q (0 or 1, true or false)
- 2 outputs
  - complement values
  - both always available on different pins
- Need to be able to change the state (Q)



Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 30

### S-R Flip-Flop or S-R Latch

Usually both 0

$S = \text{"SET"} = \text{"Write 1"} = \text{"set } S=1 \text{ for a short time"}$

$R = \text{"RESET"} = \text{"Write 0"} = \text{"set } R=1 \text{ for a short time"}$

nor (0, 0) = 1  
nor (0, 1) = 0  
nor (1, 0) = 0  
nor (1, 1) = 0

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 31

### S-R Latch Stable States (4)

- 1 bit memory (value = value of Q)
- bi-stable, when  $R=S=0$ 
  - $Q=0?$
  - $Q=1?$

nor (0, 0) = 1  
nor (0, 1) = 0  
nor (1, 0) = 0  
nor (1, 1) = 0

$R:$  nor(0,0)=1       $Q=1$   
 $S:$  nor(1,0)=0       $Q=0$

output =  $f_o(\text{input, state})$ ,  
state =  $f_s(\text{input, state})$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 32

### S-R Latch Set (=1) and Reset (=0) (17)

Write 1:  $S = 0 \rightarrow 1 \rightarrow 0$

Write 0:  $R = 0 \rightarrow 1 \rightarrow 0$

nor (0, 0) = 1  
nor (0, 1) = 0  
nor (1, 0) = 0  
nor (1, 1) = 0

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 33

### Clocked Flip-Flops

- State change can happen only when clock is 1
  - more control on state changes
- Clocked S-R Flip-Flop [Sta06 Fig B.26]
- D Flip-Flop [Sta06 Fig B.27]
  - only one input D
    - $\$ D = 1$  and CLOCK  $\Rightarrow$  write 1
    - $\$ D = 0$  and CLOCK  $\Rightarrow$  write 0
- J-K Flip-Flop [Sta06 Fig B.28]
  - Toggle Q when  $J=K=1$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 34

### Registers

- Parallel registers
  - read/write
  - CPU user registers
  - additional internal registers
- Shift Registers
  - shifts data 1 bit to the right
  - serial to parallel?
  - ALU ops?
  - rotate?

(Sta06 Fig B.31)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 35

### Counters

- Add 1 to stored counter value
- Counter
  - parallel register plus increment circuits
- Ripple counter (aalto, viive)
  - asynchronous
  - increment least significant bit, and handle "carry" bit as far as needed
- Synchronous counter
  - modify all counter flip-flops simultaneously
  - faster, more complex, more expensive

A four-bit synchronous "up" counter  
This flip flop triggers on the negative edge of the clock pulse  
This flip flop triggers on the negative edge of the clock pulse  
This flip flop triggers on the negative edge of the clock pulse  
This flip flop triggers on the negative edge of the clock pulse  
(http://www.allaboutcircuits.com)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 36

## Summary

### n Boolean Algebra ž Gates ž Circuits

- u can implement all with NANDs or NORs
- u simplify circuits:  
§ Karnaugh, (Quine-McCluskey, Luque, ...)

### n Components for CPU design


- u ROM, adder
- u multiplexer, encoder/decoder
- u flip-flop, register, shift register, counter

Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 37

-- End of Appendix B: Digital Logic --



Simple processor

[http://www.gamezero.com/team-0/articles/math\\_magic/micro/stage4.html](http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html)

Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 38

## Kertauskysymyksiä

- n DeMorganin laki?
- n Miten boolen funktio minimoitaa Karnaugh kartan avulla?
- n Mitä eroa sarjallisessa pilirissä on verrattuna "normaaliin" kombinatoriseen pilirii?
- n Miten S-R kulkku toimii?

Tietokoneen rakenne / 2006 / Teemu Kerola

29.8.2006

Luento 3 - 39