

Computer Arithmetic

Ch 8

ALU
Integer Representation
Integer Arithmetic
Floating-Point Representation
Floating-Point Arithmetic

20.9.2000

Copyright Teemu Kerola 2000

1

Arithmetic Logical Unit (ALU) ₍₂₎

(aritmeettis-looginen
yksikkö)

- Does all “work” in CPU Rest is management!
 - integer & floating point arithmetic's
 - copy values from one register to another
 - comparisons
 - left and right shifts
 - branch and jump address calculations
 - load/store address calculations
- Control signals from CPU control unit
 - what operation to perform and when

20.9.2000

Copyright Teemu Kerola 2000

2

ALU Operations (5)

- Data from/to internal registers (latches)
 - input data may have been copied from normal registers, or it may have come from memory
 - output data may go to normal registers, or to memory
- Wait for maximum gate delay
- Result is ready
- Result may (also) be in flags
- Flags may cause an interrupt


Fig. 8.1

(lipuke)

Integer Representation (8)

Everything with 0 and 1
 no plus/minus signs
 no decimal periods
 assumed “on the right”

- Unsigned integers
- Positive numbers easy
 - normal binary form
- Negative numbers
 - sign-magnitude
 - two’s complement



Twos Complement

(kahden komplementti)

- Most used
- Have space for 8 bits?
 - use 7 bits for data and 1 bit for sign

$+2 = 0000\ 0010$
 $+1 = 0000\ 0001$
 $0 = 0000\ 0000$
 $-1 = 1111\ 1111$
 $-2 = 1111\ 1110$

- just like in sign-magnitude or in one's complement (but presentation is different)

ones complement: $-0 = 1111\ 1111$

20.9.2000

Copyright Teemu Kerola 2000

5

Why Two's Complement Presentation? ⁽⁴⁾

- Math is easy to implement
 - subtraction becomes addition
- Have just one zero
 - comparisons to zero easy
- Easy to expand to presentation with more bits
 - simple circuit

$$X - Y = X + (-Y)$$

easy to do,
simple circuit

$$57 = \underline{0011}\ 1001 = \underline{0000}\ 0000 \underline{0011}\ 1001$$

$$-57 = \underline{1100}\ 0111 = \underline{1111}\ \underline{1111} \underline{1100}\ 0111$$

↑
sign extension

20.9.2000

Copyright Teemu Kerola 2000

6

Why Two's Complement Presentation? (3)

- Range with n bits: $-2^{n-1} \dots 2^{n-1} - 1$

$$\begin{array}{l} 8 \text{ bits: } -2^7 \dots 2^7 - 1 = -128 \dots 127 \\ 32 \text{ bits: } -2^{31} \dots 2^{31} - 1 = -2\,147\,483\,648 \dots 2\,147\,483\,647 \end{array}$$

- Overflow easy to recognise

- add positive & negative - no overflows
- add 2 positive/negative numbers

- if sign bit of result
is different?
 \Rightarrow overflow!

$$\begin{array}{r} 57 = 0011\,1001 \\ + 80 = 0101\,0000 \\ \hline 137 = 1000\,1001 \end{array}$$

20.9.2000

Copyright Teemu Kerola 2000

7

Why Two's Complement Presentation? (5)

- Addition easy if one or both operands negative

- treat them all as unsigned integers

Same circuit
works for both
(except for
overflow check)

$$\begin{array}{r} 13 = 1101 \\ + 1 = 0001 \\ \hline 14 = 1110 \end{array}$$

Digits represent
4 bit unsigned
numbers

$$\begin{array}{r} -3 = 1101 \\ + 1 = 0001 \\ \hline -2 = 1110 \end{array}$$

Digits represent
4 bit two's complement
numbers

$$\begin{array}{r} +3 = 0011 \\ 1100 \\ + 1 \\ \hline 1101 \end{array}$$

20.9.2000

Copyright Teemu Kerola 2000

8

Integer Arithmetic Operations

- Negation
- Addition
- Subtraction
- Multiplication
- Division

$$X = -Y$$

$$X = Y + Z$$

$$X = Y - Z$$

$$X = Y * Z$$

$$X = Y / Z$$

20.9.2000

Copyright Teemu Kerola 2000

9

Integer Negation (6)

- Step 1: negate all bits
- Step 2: add 1

Step 3: special cases

$$57 = 0011\ 1001$$

$$\begin{array}{r} 1100\ 0110 \\ +1 \\ \hline 1100\ 0111 \end{array}$$

- ignore carry bit
- negate 0?

$$\begin{array}{r} 0 = 0000\ 0000 \\ 1111\ 1111 \\ +1 \\ \hline -0 = \underline{1}\ 0000\ 0000 \end{array}$$

- check that sign bit really changes

- can not negate smallest negative
- results in exception?

$$-128 = \underline{1}000\ 0000$$

bitwise not: 0111 1111
add 1: 1000 0000

20.9.2000

Copyright Teemu Kerola 2000

10

Integer Addition and Subtraction ⁽⁴⁾

- Normal binary addition
 - 32 bit full adder?
- Ignore carry & monitor sign bit for overflow
- In case of SUB, complement 2nd operand
- 2 circuits
 - addition
 - complement

Fig. 8.6

20.9.2000

Copyright Teemu Kerola 2000

11

Integer Multiplication ⁽⁴⁾

- Complex
- Operands 32 bits \Rightarrow result 64 bits
- “Just like” you learned at school
 - optimised for binary data
 - it is easy to multiply with 0 or 1!
- Simpler case with unsigned numbers
 - simple circuits
 - adder
 - shifter
 - wires


Fig. 8.7

20.9.2000

Copyright Teemu Kerola 2000

12

Unsigned Multiplication Example




20.9.2000

Copyright Teemu Kerola 2000

13

Unsigned Multiplication Example (19)

$$13 * 11 = ??? = 1000\ 1111 = 128+8+4+2+1 = 143$$



Multiplication with Negative Values

- Multiplication for unsigned numbers does not work for negative numbers
 - algorithm applies only for unsigned integer representation
 - not the same case as with addition
- Could do it all with unsigned values
 - change operands to positive values
 - do multiplication with positive values
 - negate result if needed
 - OK, but can do better, I.e., faster

20.9.2000

Copyright Teemu Kerola 2000

15

The Gist in Booth's Algorithm ⁽⁷⁾

Unsigned multiplication:

addition for every “1” bit
in multiplicand

$$5 * 7 \Rightarrow 0101 * 0\underline{1}11 \Rightarrow \begin{array}{r} 0101 \\ + 01010 \\ + 010100 \\ \hline = 100011 \end{array}$$

- Booth's algorithm:

– combine all adjacent 1's in multiplicand together, replace all additions by one subtraction and one addition (to result)



$$\begin{array}{rcl} 5 * 7 & \Rightarrow & 0101 * 0\underline{1}11 \\ & \Rightarrow & \begin{array}{l} +0101000 \\ -0101 \\ \hline = 100011 \end{array} \end{array}$$

$\Rightarrow 0101 * (-0001 + 1000) \Rightarrow$

20.9.2000

Copyright Teemu Kerola 2000

16




Booth's Algorithm Example (15)

$$7 * 3 = ? \quad = 0001\ 0101 = 21$$

M: [0111] \dots M₀

Fig. 8.12



20.9.2000

Copyright Teemu Kerola 2000

19

Integer Division

- Like in school algorithm Fig. 8.15
- easy: new quotient digit 0 or 1
- M register for dividend (jaettava)
- Q register for (jakaja,
osamäärä) divisor & quotient
- A register for (partial) remainder (jakojäännös)

20.9.2000

Copyright Teemu Kerola 2000

20

Floating Point Representation

$$-0.000\ 000\ 000\ 123 = -1.23 * 10^{-10}$$

$$+0.123 = +1.23 * 10^{-1}$$


$$+123.0 = +1.23 * 10^2$$

$$+123\ 000\ 000\ 000\ 000 = +1.23 * 10^{14}$$

“+”	“14”	“1.23”
sign	exponent	mantissa or significand
(exponentti)		(mantissa)

IEEE 32-bit Floating Point Standard

IEEE
Standard 754




- 1 bit for sign, 1 \Rightarrow “-”, 0 \Rightarrow “+”
- I.e., Stored value $S \Rightarrow$ Sign value = $(-1)^S$

20.9.2000

Copyright Teemu Kerola 2000

23

IEEE 32-bit FP Standard



- 8 bits for exponent, $2^8 - 1 = 127$ biased form

$$\text{exponent} = 5 \xrightarrow{\text{store}} 5 + 127 = 132 = 1000\ 0100$$

$$\text{exponent} = -1 \xrightarrow{\text{store}} -1 + 127 = 126 = 0111\ 1110$$

$$\text{exponent} = 0 \xrightarrow{\text{store}} 0 + 127 = 127 = 0111\ 1111$$


- stored exponents 0 and 255 are special cases
- stored range: **1 - 254** \Rightarrow true range: **-126 - 127**

20.9.2000

Copyright Teemu Kerola 2000

24

IEEE 32-bit FP Standard (7)



20.9.2000

Copyright Teemu Kerola 2000

25

IEEE 32-bit FP Values

$$23 = +10111.0 * 2^0 = +1.0111 * 2^4 = ?$$

$4+127=131$

0	1000 0011	011 1000 0000 0000 0000 0000
sign	exponent	mantissa or significand

1 bit 8 bits 23 bits

$$1.0 = +1.0000 * 2^0 = ?$$

$0+127=127$

0	0111 1111	000 0000 0000 0000 0000 0000
sign	exponent	mantissa or significand

1 bit 8 bits 23 bits

20.9.2000

Copyright Teemu Kerola 2000

26

IEEE 32-bit FP Values

0	1000 0000	111 1000 0000 0000 0000 0000
---	-----------	------------------------------

sign
1 bit exponent
8 bits mantissa or significand
23 bits

$X = ?$

$$X = (-1)^0 * 1.1111 * 2^{(128-127)}$$

$$= 1.1111_2 * 2$$

$$= (1 + 1/2 + 1/4 + 1/8 + 1/16) * 2$$

$$= (1 + 0.5 + 0.25 + 0.125 + 0.0625) * 2$$

$$= 1.9375 * 2$$

$$= \boxed{3.875}$$

20.9.2000

Copyright Teemu Kerola 2000

27

IEEE-754 Floating-Point Conversion

Christopher Vickery
Computer Science
Department at
Queens College of
CUNY
(The City University
of New York)

<http://babbage.cs.qc.edu/courses/cs341/IEEE-754.html>

Euler a decimal floating-point number here, then click either the Rounded or the Not Rounded button.

Decimal Floating-Point: -123456.789

Rounding from floating-point to 32-bit representation uses the IEEE-754 round-to-nearest-value mode.

Results:

Decimal Value Entered: -123456.789

Single precision (32 bits):

Binary:

Bit 31 Sign Bit <input checked="" type="checkbox"/> 0 + <input type="checkbox"/> 1 -	BITS 30 - 23 Exponent Field <input type="text" value="10001111"/> Decimal value of exponent field and exponent 140 - 127 = 16	BITS 22 - 0 Significand <input type="text" value="1.11100010010000001100101"/> Decimal value of the significand 1.6849011
---	---	---

Hexadecimal: C1F13085 Decimal: -123456.79

20.9.2000

IEEE FP Standard

- Single Precision (SP) 32 bits
- Double Precision (DP) 64 bits

(yksin- ja
kaksinkertainen
tarkkuus)

Table 8.3

- Special values
 - -0, +∞, -∞, NaN
 - denormalized values

Table 8.4

Not a Number

20.9.2000

Copyright Teemu Kerola 2000

29

IEEE SP FP Range

- Range
 - 8 bit exponent, effective range: -126 ... +127
 - range $2^{-126} \dots 2^{127} \approx -10^{-38} \dots 10^{38}$
- Accuracy
 - 23 bit mantissa, 24 bit effective mantissa
 - change least significant digit in mantissa?
 - $2^{24} \approx 1.7 * 10^{-7} \approx 6$ decimal digits

20.9.2000

Copyright Teemu Kerola 2000

30

Floating Point Arithmetic ⁽⁴⁾

- Relatively simple Table 8.5
- Done from registers with all bits
 - implied bit included
- Add/subtract
 - more complex than multiplication
 - denormalize first one operand so that both have same exponent
- Multiplication/Division
 - handle mantissa and exponent separately

20.9.2000

Copyright Teemu Kerola 2000

31

FP Add or Subtract ⁽⁴⁾

- Check for zeroes $1.234 \bullet 10^4 + 4.444 \bullet 10^6$
 - trivial if one or both operands zero
- Align mantissas $0.01234 \bullet 10^6 + 4.444 \bullet 10^6$
 - same exponent
- Add/subtract $4.45634 \bullet 10^6$
 - carry?
 - ⇒ shift right and add increase exponent
- Normalize result $4.45634 \bullet 10^6$
 - shift left, reduce exponent

20.9.2000

Copyright Teemu Kerola 2000

32

FP Special Cases

- Exponent overflow (ylivuoto)
 - above max Exception Or $\pm\infty$?
- Exponent underflow (alivuoto)
 - below min Exception or zero?
- Mantissa (significant) underflow
 - in denormalizing may move bits too much right
 - all significant bits lost? Ooops, lost data!
- Mantissa (significant) overflow Fix it
 - result of adding mantissas may have carry

20.9.2000

Copyright Teemu Kerola 2000

33

FP Multiplication (Division) (7)

Check for zeroes
 Result 0, $\pm\infty$??

Add exponents


Subtract extra bias

Report overflow/underflow

Multiply (divide) mantissas

Normalise

Round
 (pyöristää)



20.9.2000

Copyright Teemu Kerola 2000

34

Rounding (4)

- Guard bits

$$4.444 \cdot 10^6$$

- extra padding with zeroes
- used with computations only
- computations with more accuracy than data

$$4.44400 \cdot 10^6$$

$$\begin{aligned}
 2.0 - 1.9999 &\approx 1.000000 \cdot 2^1 - 0.1111111 \cdot 2^1 \\
 &= 1.000000 \cdot 2^1 - 1.111111 \cdot 2^0
 \end{aligned}$$

normalised

6 bit mantissa

$1.000000 \cdot 2^1$ $- 0.111111 \cdot 2^1$ \hline $= 0.000001 \cdot 2^1$ $= 1.000000 \cdot 2^{-5}$	Different accuracy! $1.000000 \quad 00 \cdot 2^1$ $- 0.111111 \quad 10 \cdot 2^1$ \hline $= 0.000000 \quad 10 \cdot 2^1$ $= 1.000000 \quad 00 \cdot 2^{-6}$
---	---

Align mantissas
2 guard bits

20.9.2000

Copyright Teemu Kerola 2000

35

Rounding Choices (4)

4 digit accuracy in memory?

3.1234 or -4.5678

• Nearest representable

3.123 or -4.568

• Toward $+\infty$

3.124 or -4.567

• Toward $-\infty$

3.123 or -4.568

• Toward 0

3.123 or -4.567

20.9.2000

Copyright Teemu Kerola 2000

36

IEEE ∞ and NaN

- ∞
 - outside range of finite numbers
 - rules for arithmetic with ∞
- NaN
 - invalid operation (E.g., $0.0/0.0$) can result to NaN or exception
 - user control
 - quiet NaN instead of exception

Table 8.6


20.9.2000

Copyright Teemu Kerola 2000

37

IEEE Denormalized Numbers ⁽⁴⁾

- Problem: What to do when can not normalize any more?
 - Exponent would underflow
- Answer: Denormalized representation
 - smallest representable exponent reserved for this purpose
 - mantissa is not normalized
 - smallest (closest to zero) value is now much smaller than with normalized representation




20.9.2000

Copyright Teemu Kerola 2000

38

-- End of Chapter 8: Arithmetic --

Motorola's PowerPC™ 602 RISC Microprocessor



http://infopad.eecs.berkeley.edu/CIC/die_photos/

20.9.2000

Copyright Teemu Kerola 2000

39