

Memory Hierarchy and Cache Ch 4.1-3

Memory Hierarchy
Main Memory
Cache
Implementation


21.9.2000

Copyright Teemu Kerola 2000

1

Teemu's Cheesecake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...



21.9.2000

Copyright Teemu Kerola 2000

2

Goal ⁽⁴⁾

- I want my memory lightning fast
- I want my memory to be gigantic in size
- Register access viewpoint:
 - data access as fast as from HW register
 - data size as large as memory
- Memory access viewpoint
 - data access as fast as from memory
 - data size as large as disk

cache

HW solution

virtual memory

HW help for SW solution

21.9.2000 Copyright Teemu Kerola 2000

Memory Hierarchy ⁽⁵⁾

- Most often needed data is kept close
- Access to small data sets can be made fast
 - simpler circuits
- Faster is more expensive
- Large can be bigger and cheaper

Memory Hierarchy Fig. 4.1

up: smaller, faster, more expensive, more frequent access

down: bigger, slower, less expensive, less frequent access

21.9.2000 Copyright Teemu Kerola 2000 4

Locality (5) (paikallisuus)

Temporal locality
data referenced again soon (ajallinen paikallisuus)

Spatial locality
nearby data referenced soon (alueellinen paikallisuus)

- The reason why memory hierarchies work

| | |
|-------------------------------|-------------------------------------|
| Prob (small data set) = 99% | Cost (small data set) = 2 μ s |
| Prob (the rest) = 1% | Cost (the rest) = 20 μ s |

$Aver\ cost\ 99\% * 2\ \mu s + 1\% * 20\ \mu s = 2.2\ \mu s$
Close to cost of small data set

21.9.2000
Copyright Teemu Kerola 2000
5

Memory

- Random access semiconductor memory
 - give address & control, read/write data
- ROM, PROMS Table 4.2
 - system startup memory, BIOS (Basic Input/Output System)
 - load and execute OS at boot
 - also random access
- RAM
 - “normal” memory accessible by CPU

21.9.2000
Copyright Teemu Kerola 2000
6

RAM

- **Dynamic RAM, DRAM** E.g., \$1 / MB (year 2000)?
 - simpler, slower, denser, bigger (?)
 - main memory? E.g., 60 ns access
 - periodic refreshing required
- **Static RAM, SRAM** E.g., \$100 / MB (year 2000)?
 - more complex, faster, smaller
 - cache? E.g., 5 ns access?
 - no periodic refreshing needed
 - data remains until power is lost

21.9.2000Copyright Teemu Kerola 20007

DRAM Access

- **16 Mb DRAM**
 - 4 bit data items Fig. 4.4 Fig. 4.5 (b)
 - 4M data elements, 2K * 2K square
 - Address 22 bits
 - row access select (RAS)
 - column access select (CAS)
 - interleaved on 11 address pins
- **Simultaneous access to many 16Mb memory chips to access larger data items**
 - Access 32 bit words in parallel? Need 8 chips.

21.9.2000Copyright Teemu Kerola 20008

SDRAM (Synchronous DRAM)

- 16 bits in parallel
 - access 4 SDRAMs in parallel
- Faster than plain DRAM
- Current main memory technology (year 2000)

E.g., \$1 / MB (year 2000)

21.9.2000

Copyright Teemu Kerola 2000

9


RDRAM (RambusDRAM)

- New technology, works with fast memory bus
 - expensive E.g., \$2 / MB (year 2000)?
- Faster transfer rate than with SDRAM
 - E.g., 1.6 GB/sec vs. 200 MB/sec (?)
- Faster access than SDRAM
 - E.g., 38 ns vs. 44 ns
- Fast internal Rambus channel (800 MHz)
- Rambus memory controller connects to bus
- Speed slows down with many memory modules
 - serially connected on Rambus channel
 - not good for servers with 1 GB memory (for now!)
- 5% of memory chips now, 30% next year (2001)?

21.9.2000

Copyright Teemu Kerola 2000

10



Cache Memory

(välimuisti)

- Problem: how can I make my (main) memory as fast as my registers?
- Answer: (processor) cache
 - keep most probably referenced data in fast cache close to processor, and rest of it in memory
 - much smaller than main memory
 - (much) more expensive (per byte) than memory
 - most of data accesses to cache

90% 99%?

Fig. 4.13 Fig. 4.16

Cache Operation (5)

- Data is in cache? Hit Fig. 4.15
- Data is only in memory? Miss
 - Read it to cache
 - CPU waits until data available

Many blocks help for temporal locality
many different data items in cache Fig. 4.14

Large blocks help for spatial locality
lots of “nearby” data available

Fixed cache size?
Select “many” or “large”?

21.9.2000 Copyright Teemu Kerola 2000 13

Cache Features

- Size
- Mapping function (kuvausfunktio)
 - how to find data in cache?
- Replacement algorithm (poistoalgoritmi)
 - which block to remove to make room for a new block?
- Write policy (kirjoituspolitiikka)
 - how to handle writes?
- Line size (block size)? (rivin tai lohkon koko)
- Number of caches?

21.9.2000 Copyright Teemu Kerola 2000 14


Cache Size

- Bigger is better in general
- Bigger may be slower
 - lots of gates, cumulative gate delay?
- Too big might be too slow!
 - Help: 2- or 3-level caches

1KW (4 KB), 512KW (2 MB)?

Mapping: Memory Address ⁽³⁾

- Alpha AXP issues 34 bit memory addresses
 - At cache hit block offset is controlling a multiplexer to select right word



Direct Mapping (6) (suora kuvaus)

- Every block has only one possible location (cache line number) in cache
 - determined by index field bits

34 bit address (byte address)

Block address (in memory)

Cache line size = block size = $2^5 = 32$ bytes

tag

index

offset

Unique bits that are different for each block, stored in each cache line

Addr in cache, cache size = $2^8 = 256$ blocks = 8 KB

Fig. 4.17 (s = 29, r = 8, w = 5)

Fig. 7.10 from [PaHe98]

21.9.2000

Copyright Teemu Kerola 2000

17

Direct Mapping Example (5)

Word = 4 bytes (here)

ReadW I2, 0xA4

0xA4 = 1010 0100

8 bit address (byte address)

Cache line size = block size = $2^3 = 8$ bytes = 64 bits

tag

index

offset

10

100



100

No match

Read new memory block from memory address 0xA0=1010 0000 to cache location 100, update tag, and then continue with data access

| | tag | data |
|------|-----|-------------------------|
| | 2 | 64 |
| 000: | | |
| 001: | | |
| 010: | | |
| 011: | 01 | 54 A7 00 91 23 66 32 11 |
| 100: | 11 | 77 55 55 66 66 22 44 22 |
| 101: | 01 | 65 43 21 98 76 65 43 32 |
| 110: | | |

21.9.2000



Fully Associative Mapping

- Lots of circuits
 - tag fields are long - **wasted space!**
 - each cache line tag must be compared simultaneously with the memory address tag
 - lots of wires
 - lots of comparison circuits **Large surface area on chip**
- Final comparison “or” has large gate delay
 - did any of these 64 comparisons match?
 - $2^{\log(64)} = 8$ levels of binary gates
 - how about 262144 comparisons? **18 levels?**
- \Rightarrow Can use it only for small caches

21.9.2000 Copyright Teemu Kerola 2000 21

Fully Associative Example (5)

cache

Match

or

ReadW I2, 0xB4

0xA4 = 1011 0100

tag 5 offset 3

10110 **100**

| | tag 5 | data 64 |
|------|----------|--------------------------------|
| 000: | 11011 | 12 34 56 78 9A 01 23 45 |
| 001: | 10111 | 87 00 32 89 65 A1 B2 00 |
| 010: | 00011 | 87 54 00 89 65 A1 B2 00 |
| 011: | 10100 | 54 A7 00 91 23 66 32 11 |
| 100: | 00111 | 77 55 55 66 66 22 44 22 |
| 101: | 10100 | 65 43 21 98 76 65 43 32 |
| 110: | 10110 | 00 11 22 33 44 55 66 77 |
| 111: | 10011 | 87 54 32 89 65 A1 B2 00 |

21.9.2000 Copyright Teemu Kerola 2000 22

Set Associative Mapping ⁽⁶⁾

(joukkoassosiatiivinen kuvaus)

- With set size $k=2$, every block has 2 possible locations (cache line number) in cache
 - location in each set determined by *set (index)* field bits

34 bit address (byte address)

| | | |
|-----|-----|--------|
| tag | set | offset |
|-----|-----|--------|

Cache line size = block size = $2^5 = 32$ bytes

Unique bits that are different for each block, stored in each cache line

$v = 2^7$ sets, 128 blocks = 4 KB

Fig. 5.8 from [HePa96]

Fig. 4.21 (confusing, complex)

Fig. 7.19 from [PaHe98]

$(v=2, s = 29, r = 8, w = 5)$

21.9.2000
Copyright Teemu Kerola 2000
23

2-way Set Associative Cache

Set 0

Set 1


Set 2

Set 3

| | tag 3 | data 64 | 1 st lines in each set |
|-----|----------|-------------------------|--------------------------------------|
| 00: | 110 | 12 34 56 78 9A 01 23 45 | 2 nd lines in each set |
| 01: | 110 | 87 00 32 89 65 A1 B2 00 | |
| 10: | 100 | 87 54 00 89 65 A1 B2 00 | |
| 11: | 101 | 54 A7 00 91 23 66 32 11 | |
| 00: | 011 | 77 55 55 66 66 22 44 22 | |
| 01: | 101 | 65 43 21 98 76 65 43 32 | |
| 10: | 101 | 00 11 22 33 44 55 66 77 | |
| 11: | 111 | 87 54 32 89 65 A1 B2 00 | |

- 3 bit tag
- set size 2 \Rightarrow 2 cache lines per set
- 4 sets \Rightarrow 2 bits for set index
- 8 byte cache lines \Rightarrow 3 bits for byte address in cache line

21.9.2000
Copyright Teemu Kerola 2000
24



Set Associative Mapping

- Set associative cache with set size 2
= 2-way cache
- Degree of associativity v ? Usually 2
 - v large? Fig. 7.16 from [PaHe98]
 - More data items (v) in one set
 - less “collisions”
 - final comparison (matching tags?) gate delay?
 - v maximum (nr of cache lines)
⇒ fully associative mapping
 - v minimum (1) ⇒ direct mapping

21.9.2000
Copyright Teemu Kerola 2000
26

Replacement Algorithm

- Which cache line to remove to make room for new block from memory?
- Direct mapping case trivial
- First-In-First-Out (FIFO)
- Least-Frequently-Used (LFU)
- Random
- Which one is best?
 - Chip area?
 - Fast? Easy to implement?

21.9.2000

Copyright Teemu Kerola 2000

27

Write Policy

- How to handle writes to memory?
- Write through (läpikirjoittava)
 - each write goes always to memory
 - each write is a cache miss!
- Write back (lopuksi kirjoittava takaisin kirjoittava?)
 - write cache block to memory only when it is replaced in cache
 - memory may have stale (old) data
 - cache coherence problem (välimuistin yhteneväisyysongelma)

21.9.2000

Copyright Teemu Kerola 2000

28

Line size

- How big cache line?
- Optimise for temporal or spatial locality?
- Data references and code references behave in a different way
- Best size varies with program or program phase
- 2-8 words?
 - word = 1 float??

21.9.2000

Copyright Teemu Kerola 2000

29

Number of Caches ⁽³⁾

- One cache too large for best results
- Unified vs. split cache (yhdistetty, erilliset)
 - same cache for data and code, or not?
 - split cache: can optimise structure separately for data and code
- Multiple levels of caches
 - L1 - same chip as CPU
 - L2 - same package or chip as CPU
 - L3 - same board as CPU


Fig. 4.23

21.9.2000

Copyright Teemu Kerola 2000

30

-- End of Ch. 4.3: Cache Memory --



<http://www.intel.com/procs/servers/feature/cache/unique.htm>

“The Pentium® Pro processor's unique multi-cavity chip package brings L2 cache memory closer to the CPU, delivering higher performance for business-critical computing needs.”

21.9.2000

Copyright Teemu Kerola 2000

31