

## Computer Arithmetic Ch 8

ALU  
 Integer Representation  
 Integer Arithmetic  
 Floating-Point Representation  
 Floating-Point Arithmetic

10.11.1999      Copyright Teemu Kerola 1999      1

### Arithmetic Logical Unit (ALU) (2)

(aritmeettis-looginen yksikkö)

- Does all “work” in CPU Rest is management!
  - integer & floating point arithmetic's
  - copy values from one register to another
  - comparisons
  - left and right shifts
  - branch and jump address calculations
  - load/store address calculations
- Control signals from CPU control unit
  - what operation to perform and when

10.11.1999      Copyright Teemu Kerola 1999      2

### ALU Operations (5)

- Data from/to internal registers (latches)
  - input data may have been copied from normal registers, or it may have come from memory
  - output data may go to normal registers, or to memory
- Wait for maximum gate delay
- Result is ready
- Result may (also) be in flags (lipuke)
- Flags may cause an interrupt

Fig. 8.1

10.11.1999      Copyright Teemu Kerola 1999      3

### Integer Representation (8)

- Everything with 0 and 1
  - no plus/minus signs
  - no decimal periods
    - assumed “on the right”
- Unsigned integers
- Positive numbers easy
  - normal binary form
- Negative numbers
  - sign-magnitude
  - two's complement

$57 = 0011\ 1001 = 0x39$

hexadecimal presentation

sign bit = MSB  
most significant bit

$-57 = 1011\ 1001$

$-57 = 1100\ 0111$

“sign” bit complements

+32 +16 +8  
3\*16 +9\*1

Copyright Teemu Kerola 1999

10.11.1999      Copyright Teemu Kerola 1999      4

### Two's Complement

(kahden komplementti)

- Most used
- Have space for 8 bits?
  - use 7 bits for data and 1 bit for sign

$+2 = 0000\ 0010$
$+1 = 0000\ 0001$
$0 = 0000\ 0000$
$-1 = 1111\ 1111$
$-2 = 1111\ 1110$

– just like in sign-magnitude or in one's complement (but presentation is different)

ones complement:  $-0 = 1111\ 1111$

10.11.1999      Copyright Teemu Kerola 1999      5

### Why Two's Complement Presentation? (4)

- Math is easy to implement
  - subtraction becomes addition
- Have just one zero
  - comparisons to zero easy
- Easy to expand to presentation with more bits
  - simple circuit

$X - Y = X + (-Y)$

easy to do, simple circuit

$57 = 0011\ 1001 = 0000\ 0000\ 0011\ 1001$
$-57 = 1100\ 0111 = 1111\ 1111\ 1100\ 0111$

sign extension

Copyright Teemu Kerola 1999

10.11.1999      Copyright Teemu Kerola 1999      6

### Why Two's Complement Presentation? <sup>(3)</sup>

- Range with n bits:  $-2^{n-1} \dots 2^{n-1} - 1$

$$\begin{array}{l} 8 \text{ bits: } -2^7 \dots 2^7 - 1 = -128 \dots 127 \\ 32 \text{ bits: } -2^{31} \dots 2^{31} - 1 = -2\ 147\ 483\ 648 \dots 2\ 147\ 483\ 647 \end{array}$$

- Overflow easy to recognise

- add positive & negative - no overflows
- add 2 positive/negative numbers

- if sign bit of result is different?  
⇒ overflow!

$$\begin{array}{r} 57 = 0011\ 1001 \\ + 80 = 0101\ 0000 \\ \hline 137 = \underline{1}000\ 1001 \end{array}$$

10.11.1999

Copyright Teemu Kerola 1999

7

### Why Two's Complement Presentation? <sup>(5)</sup>

- Addition easy if one or both operands negative

- treat them all as unsigned integers

Same circuit works for both (except for overflow check)

$$\begin{array}{r} 13 = 1101 \\ + 1 = 0001 \\ \hline 14 = 1110 \end{array}$$

$$\begin{array}{r} -3 = 1101 \\ + 1 = 0001 \\ \hline -2 = 1110 \end{array}$$

$$\begin{array}{r} +3 = 0011 \\ + 1 \\ \hline 1100 \\ + 1 \\ \hline 1101 \end{array}$$

Digits represent 4 bit unsigned numbers

Digits represent 4 bit two's complement numbers

10.11.1999

Copyright Teemu Kerola 1999

8

### Integer Arithmetic Operations

- Negation
- Addition
- Subtraction
- Multiplication
- Division

$$\begin{array}{l} X = -Y \\ X = Y + Z \\ X = Y - Z \\ X = Y * Z \\ X = Y / Z \end{array}$$

10.11.1999

Copyright Teemu Kerola 1999

9

### Integer Negation <sup>(6)</sup>

- Step 1: negate all bits

- Step 2: add 1

- Step 3: special cases

- ignore carry bit
  - negate 0?

$$57 = 0011\ 1001$$

$$1100\ 0110$$

$$+1$$

$$1100\ 0111$$

$$\begin{array}{r} 0 = 0000\ 0000 \\ 1111\ 1111 \\ \hline +1 \\ -0 = \underline{1}\ 0000\ 0000 \end{array}$$

10.11.1999

Copyright Teemu Kerola 1999

10

### Integer Addition and Subtraction <sup>(4)</sup>

- Normal binary addition
  - 32 bit full adder?
- Ignore carry & monitor sign bit for overflow
- In case of SUB, complement 2nd operand
- 2 circuits
  - addition
  - complement

Fig. 8.6

10.11.1999

Copyright Teemu Kerola 1999

11

### Integer Multiplication <sup>(4)</sup>







- Complex
- Operands 32 bits ⇒ result 64 bits
- “Just like” you learned at school
  - optimised for binary data
    - it is easy to multiply with 0 or 1!
- Simpler case with unsigned numbers
  - simple circuits
    - adder
    - shifter
    - wires







Fig. 8.7

10.11.1999

Copyright Teemu Kerola 1999

12





### IEEE 32-bit FP Standard (7)

“+” “15” “0.1875” = “0.0011”

sign	exponent	mantissa or significand
------	----------	-------------------------

1) Binary point (.) is assumed just right of first digit  
 2) Mantissa is normalised, so that leftmost digit is 1  
 3) Leftmost (most significant) digit (1) is not stored (implied bit)

1/8 = 0.1250  
 1/16 = 0.0625  
 0.1875

mantissa exponent  
0.0011 “15”  
1.100 “12”  
1000 “12”  
24 bit mantissa!

- 23 bits for mantissa, stored so that

### IEEE 32-bit FP Values

23 = +10111.0 \* 2<sup>0</sup> = +1.0111 \* 2<sup>4</sup> = ?

sign	exponent	mantissa or significand
------	----------	-------------------------

1 bit 8 bits 23 bits

1.0 = +1.0000 \* 2<sup>0</sup> = ?

sign	exponent	mantissa or significand
------	----------	-------------------------

1 bit 8 bits 23 bits

10.11.1999 Copyright Teemu Kerola 1999 25 10.11.1999 Copyright Teemu Kerola 1999 26

### IEEE 32-bit FP Values


0	1000 0000	111 1000 0000 0000 0000 0000
---	-----------	------------------------------

sign 1 bit exponent 8 bits mantissa or significand 23 bits

X = ? X = (-1)<sup>0</sup> \* 1.1111 \* 2<sup>(128-127)</sup>  
 = 1.1111<sub>2</sub> \* 2  
 = (1 + 1/2 + 1/4 + 1/8 + 1/16) \* 2  
 = (1 + 0.5 + 0.25 + 0.125 + 0.0625) \* 2  
 = 1.9375 \* 2 = 3.875

IEEE-754 Floating-Point Conversion

Christopher Vickery  
Computer Science  
Department at  
Queens College of  
CUNY  
(The City University  
of New York)



10.11.1999 10.11.1999

10.11.1999 Copyright Teemu Kerola 1999 27

### IEEE FP Standard

- Single Precision (SP) 32 bits
- Double Precision (DP) 64 bits
- Special values
  - 0, +∞, -∞, NaN
  - denormalized values

(yksin- ja kaksinkertaisen tarkkuus)

Table 8.3

Table 8.4

Not a Number

### IEEE SP FP Range

- Range
  - 8 bit exponent, effective range: -126 ... +127
  - range  $2^{-126} \dots 2^{127} \approx -10^{-38} \dots 10^{38}$
- Accuracy
  - 23 bit mantissa, 24 bit effective mantissa
  - change least significant digit in mantissa?
  - $2^{24} \approx 1.7 \times 10^7 \approx 6$  decimal digits

10.11.1999 Copyright Teemu Kerola 1999 29 10.11.1999 Copyright Teemu Kerola 1999 30

## Floating Point Arithmetic <sup>(4)</sup>

- Relatively simple Table 8.5
- Done from registers with all bits
  - implied bit included
- Add/subtract
  - more complex than multiplication
  - denormalize first one operand so that both have same exponent
- Multiplication/Division
  - handle mantissa and exponent separately

10.11.1999

Copyright Teemu Kerola 1999

31

## FP Add or Subtract <sup>(4)</sup>

- Check for zeroes  $1.234 \cdot 10^4$  +  $4.444 \cdot 10^6$ 
  - trivial if one or both operands zero
- Align mantissas  $0.01234 \cdot 10^6$   $4.444 \cdot 10^6$ 
  - same exponent
- Add/subtract  $4.45634 \cdot 10^6$ 
  - carry?
    - ⇒ shift right and add increase exponent
- Normalize result  $4.45634 \cdot 10^6$ 
  - shift left, reduce exponent

10.11.1999

Copyright Teemu Kerola 1999

32

## FP Special Cases

- Exponent overflow (ylivuoto)
  - above max Exception Or  $\pm\infty$ ?
- Exponent underflow (alivuoto)
  - below min Exception or zero?
- Mantissa (significant) underflow
  - in denormalizing may move bits too much right
  - all significant bits lost? Ooops, lost data!
- Mantissa (significant) overflow Fix it
  - result of adding mantissas may have carry

10.11.1999

Copyright Teemu Kerola 1999

33

## FP Multiplication (Division) <sup>(7)</sup>

Check for zeroes

Result 0,  $\pm\infty$  ??

Add exponents


Subtract extra bias

Report overflow/underflow

Multiply (divide) mantissas

Normalise

Round

(pyöristää)

10.11.1999

Copyright Teemu Kerola 1999

34

## Rounding <sup>(4)</sup>

- Guard bits  $4.444 \cdot 10^6$ 
  - extra padding with zeroes
  - used with computations only  $4.44400 \cdot 10^6$
  - computations with more accuracy than data

$$\begin{aligned}
 2.0 - 1.9999 &\approx 1.000000 \cdot 2^1 - 0.1111111 \cdot 2^1 \\
 &= 1.000000 \cdot 2^1 - 1.111111 \cdot 2^0
 \end{aligned}$$

6 bit mantissa

$1.000000 \cdot 2^1$	$- 0.111111 \cdot 2^1$	$= 0.000001 \cdot 2^1$	$= 1.000000 \cdot 2^0$
Different accuracy!			$= 1.000000 \cdot 2^{-1}$
$= 1.000000 \cdot 2^{-5}$			$= 1.000000 \cdot 2^{-6}$

normalised

Align mantissas

2 guard bits

10.11.1999

Copyright Teemu Kerola 1999

35

## Rounding Choices <sup>(4)</sup>

4 digit accuracy in memory?

• Nearest representable3.123 or -4.5683.123 or -4.568• Toward  $+\infty$ 3.124 or -4.567• Toward  $-\infty$ 3.123 or -4.568• Toward 03.123 or -4.567

10.11.1999

Copyright Teemu Kerola 1999

36

## IEEE $\infty$ and NaN

- $\infty$ 
  - outside range of finite numbers
  - rules for arithmetic with  $\infty$
- NaN
  - invalid operation (E.g.,  $0.0/0.0$ ) can result to NaN or exception
    - user control
    - quiet NaN instead of exception

Table 8.6




10.11.1999

Copyright Teemu Kerola 1999

37

## IEEE Denormalized Numbers (4)

- Problem: What to do when can not normalize any more?
  - Exponent would underflow
- Answer: Denormalized representation
  - smallest representable exponent reserved for this purpose
  - mantissa is not normalized
  - smallest (closest to zero) value is now much smaller than with normalized representation




10.11.1999

Copyright Teemu Kerola 1999

38

## -- End of Chapter 8: Arithmetic --

[http://infopad.eecs.berkeley.edu/CIC/die\\_photos/](http://infopad.eecs.berkeley.edu/CIC/die_photos/)

10.11.1999

Copyright Teemu Kerola 1999

39