


# System Buses

## Ch 3



Computer Function

Interconnection

Structures

Bus Interconnection

PCI Bus

# Computer Function

- von Neumann architecture
  - memory contains both instruction and data




- Fetch-Execute Cycle

Figs 3.3, 3.9

(käskyn nouto ja suoritus sykli)


# I/O control

- CPU executes instructions and with those instructions guides I/O modules
  - control and data registers in I/O modules
  - I/O modules give feedback to CPU with control and data registers, but only when CPU is reading them!



# I/O Control


- Interrupts allow I/O modules to give feedback to CPU even when CPU is doing something else



- DMA allows I/O modules to access memory without CPU's help

# von Neumann Bottleneck

(von Neumann  
pullonkaula)



- All components communicate via system bus
- Each component has its own inputs/outputs


Fig. 3.15

– System bus must support them all

Fig. 3.16

# System Bus

- 50-100 lines  
(wires)
  - address
  - data
  - control
  - other: power, ground, clock
- Performance
  - bandwidth,  
how many bits per sec?
  - propagation delay?




(väyläkapasiteetti)

(päästä päähän viive)



# Bus Configurations

- One bus alone
  - might be very long
  - serious von Neumann bottleneck
  - all devices use similar speeds
  - slowest device dominates?
- Hierarchy of buses
  - can maximize speed for limited access (closer to CPU)
  - lower speed general access I/O (far from CPU)



# Hierarchy of Buses


Typical Pentium II system



PCI to SCSI bridge

(Tanenbaum, Structured Computer Organization, 4th Ed.)

# [ LX6 ] - Pentium®II Processor Based Motherboard



<http://www.abit-usa.com/english/product/index.htm>

16.12.1999

Copyright Teemu Kerola 1999

9

# Bus Design Features (3)

- Bus type

  - dedicated, multiplexed

(aikavuorottelu)

- Arbitration method

  - centralised, distributed  
bus controller, arbiter

(vuoronvalinta)

(keskitetty, hajautettu)

(vuoronantaja)

- Timing


  - synchronous: all same speed

  - asynchronous: also different speed devices

  - See examples on next slides

(epäsynkrooninen)

# Synchronous Timing (5)



Memory reads, finds, and writes


Fig. 3.19 (a)

# Asynchronous Timing (9)

CPU writes address & read request until all OK

CPU tells that request is waiting

Mem writes data and signals ready



CPU reads data

CPU read OK, drops request

mem done, drops all

CPU done, drops all

Memory reads req and locates data

Fig. 3.19 (b)

# Bus Design Features (cont)

- Bus width
  - address, data




- Data transfer types

Fig. 3.20

- read, write
  - multiplexed & non-multiplexed operations
- read-modify-write
  - E.g., for indivisible increments (multiproc. env.)
- read-after-write
  - E.g., for check that write succeeds (multiproc. env.)
- block
  - long delay for interrupt handling?

# Example Bus: Industry Standard Architecture (ISA, or PC-AT)

- Bus type: dedicated
- Arbitration method: single bus master
- Timing: asynchronous
  - own 8.33 MHz clock,
  - 15.9 MBps max data rate, 5.3 MBps in practice
- Bus width: address 32, data 16
- Data transfer type
  - read, write, read block, write block



16.12.1999

Copyright Teemu Kerola 1999

15

# Example: Peripheral Component Interconnect (PCI) Bus

- Bus type: multiplexed
- Arbitration method: centralised arbiter
- Timing: synchronous, own 33 MHz clock
  - 2.122 Gbps (265 MBps) max data rate
- Bus width: address/data 32 (64), signal 17
- Data transfer type
  - read, write, read block, write block
- max 16 slots (devices)

# PCI Configurations

- Hierarchy Fig. 3.21
- Bridge to internal/system bus allows them to be faster

# PCI Bus

## 49 Mandatory Signals

- 32 pins for address/data, time multiplexed
  - 1 parity pin
- 4 pins for command type/byte enable
  - E.g., 0110/1111 = memory read/all 4 bytes
- System (2): clock, reset
- Transaction timing & coordination (6)
- Arbitration pins (2 for each device) to PCI bus arbiter: REQ, GNT
- Error pins (2): parity, system

# PCI Bus

## 41 Optional Signals

- Request interrupt pins (4 pins for each dev)
- Cache support pins (2) for snoopy cache protocols
- 32 pins for additional multiplexed address/data
  - plus 7 control/parity pins
- 5 test pins

# PCI Bus Transaction

- Bus activity is in separate transactions
- Each transaction preceded by arbitration

Fig. 3.23

- central arbiter (e.g., First-In-First-Out)
- determines initiator/master for transaction
- Transaction is executed
- Bus is marked “ready” for next transaction

# PCI Transaction Types

- Interrupt Acknowledge
  - READ interrupt parameter (e.g., subtype) for interrupt handler
- Special Cycle
  - broadcast message to many targets
- Configuration Read/Write
  - Read/Update (Write) device configuration data
- Dual Address Cycle
  - use 64 bit addresses in this transaction
- I/O or memory read/write (line, multiple)

# PCI Read Transaction




Fig. 3.22

a) start trans frame, set addr, set trans. type

d) ack address, set data, indicate valid data

set & indicate data data ready, read 4)

b) recognise address, find data

data ready, read

set & indicate data

e) sel next bytes

g) not ready: hold


c) select bytes, indicate ready to receive

f) need more time, indicate not valid data

h) ready for last block: end frame and stop hold

Initiator CPU action

Target memory action



data ready, read

get ready for next

get ready for next

All ready for new transaction

All ready for new transaction

# Arbitration: A and B want bus





Fig. 3.24

Mostly just arbitration signals shown here



## -- End of Chapter 3: System Buses --



(PCI card - connectors also on other side,  
some pins not used by this card)