

## Hardwired Control Unit

### Ch 14

Micro-operations  
Controlling Execution  
Hardwired Control

26.11.1999

Copyright Teemu Kerola 1999

1

## What is Control <sup>(2)</sup>

- So far, we have shown what happens inside CPU
  - execution of instructions
    - opcodes, addressing modes, registers
    - I/O & memory interface, interrupts
- Now, we show how CPU controls these things that happen
  - how to control what gate or circuit should do at any given time
    - control wires transmit control signals
    - control unit decides values for those signals

26.11.1999

Copyright Teemu Kerola 1999

2

## Micro-operations <sup>(2)</sup>

(mikro-operaatio)

- Basic operations on which more complex instructions are built
  - each execution phase (e.g., fetch) consists of one or more sequential micro-ops
  - each micro-op executed in one clock cycle in some subsection of the processor circuitry
  - each micro-op specifies what happens in some area of cpu circuitry
  - cycle time determined by the longest micro-op!
- Micro-ops for (different) instructions can be executed simultaneously
  - non-conflicting, independent areas of circuitry

3

26.11.1999

Copyright Teemu Kerola 1999

3

Fig. 14.1

## Instruction Fetch Cycle <sup>(2)</sup>

- 4 registers involved

– MAR, MBR, PC, IR

Fig. 11.7

- What happens?

Address of next instruction is in PC  
Address (MAR) is placed on address bus  
READ command given to memory  
Result (from memory) appears on data bus  
Data from data bus copied into MBR  
PC incremented by 1  
New instruction moved from MBR to IR  
MBR available for new work

micro-ops?  
MAR  $\leftarrow$  (PC)  
READ  
  
MBR  $\leftarrow$  (mem)  
PC  $\leftarrow$  (PC) +1  
IR  $\leftarrow$  (MBR)

26.11.1999

Copyright Teemu Kerola 1999

4

## Instruction Fetch Micro-ops <sup>(3)</sup>

- 4 micro-ops
    - can not change order
    - s2 must be done after s1
    - s3 can be done simultaneously with s2
    - s4 can be done with s3, but must be done after s2
- $\Rightarrow$  Need 3 ticks:
- |                                 |
|---------------------------------|
| s1: MAR $\leftarrow$ (PC), READ |
| s2: MBR $\leftarrow$ (mem)      |
| s3: PC $\leftarrow$ (PC) +1     |
| s4: IR $\leftarrow$ (MBR)       |
- |                                 |
|---------------------------------|
| t1: MAR $\leftarrow$ (PC), READ |
| t2: MBR $\leftarrow$ (mem)      |
| t3: PC $\leftarrow$ (PC) +1     |
| $\downarrow$ implicit           |
| t3: IR $\leftarrow$ (MBR)       |
- Assume: mem read in one cycle

26.11.1999

Copyright Teemu Kerola 1999

5

## Micro-op Grouping

- Must have proper sequence
  - No conflicts
    - no write to/read from with same register (set?) at the same time
  - each circuitry can be used by only one micro-op at a time
    - ALU
- |                            |
|----------------------------|
| t1: MAR $\leftarrow$ (PC)  |
| t2: MBR $\leftarrow$ (mem) |
- |                                  |
|----------------------------------|
| t2: PC $\leftarrow$ (PC) +1      |
| t3: R1 $\leftarrow$ (R1) + (MBR) |

26.11.1999

Copyright Teemu Kerola 1999

6

## Micro-op Types <sup>(4)</sup>

- Transfer data from one reg to another
- Transfer data from reg to external area
  - memory
  - I/O
- Transfer data from external to register
- ALU or logical operation between registers


26.11.1999

Copyright Teemu Kerola 1999

7

## Indirect Cycle

- Instruction contains indirect address of an operand, instead of direct operand address



26.11.1999

Copyright Teemu Kerola 1999

8

## Interrupt Cycle

- After execution cycle test for interrupts
- If interrupt bits on, then
  - save PC to memory
  - jump to interrupt handler
  - or, find out first correct handler for this type of interrupt and then jump to that (need more micro-ops)
  - context saved by interrupt handler

t1: MBR  $\leftarrow$  (PC)  
t2: MAR  $\leftarrow$  save-address  
PC  $\leftarrow$  routine-address  
mem  $\leftarrow$  (MBR)

t3: implicit - just wait?

26.11.1999

Copyright Teemu Kerola 1999

9

## Execute Cycle <sup>(4)</sup>

- Different for each op-code


ADD R1, X	t1: MAR $\leftarrow$ (IR <sub>address</sub> ) t2: MBR $\leftarrow$ (memory) t3: R1 $\leftarrow$ (R1) + (MBR)
ADD R1, R2, R3	t1: R1 $\leftarrow$ (R2) + (R3)
JMP LOOP	t1: PC $\leftarrow$ (IR <sub>address</sub> )
BZER R1, LOOP	t1: if ((R1)=0) then PC $\leftarrow$ (IR <sub>address</sub> )

26.11.1999

Copyright Teemu Kerola 1999

10

## Execute Cycle (contd) <sup>(1)</sup>



26.11.1999

Copyright Teemu Kerola 1999

11

## Instruction Cycle <sup>(3)</sup>

- Decomposed to micro-ops
- State machine for processor
  - state: execution phase
  - sub-state: current group of micro-ops
- In each sub-state the control signals have specific values dependent
  - on that sub-state
  - on IR register fields and flags
    - including control signals from the bus
    - including values (flags) produced by previous sub-state

Fig. 14.3

Fig. 14.4

26.11.1999

Copyright Teemu Kerola 1999

12

## Control State Machine <sup>(2)</sup>

- Each state defines current control signal values  
Control sequencing
  - determines what happens in next clock cycle
- Current state and current register/flag values determine next state  
Control execution

26.11.1999

Copyright Teemu Kerola 1999

13

## Control Signal Types <sup>(3)</sup>

- Control data flow from one register to another
- Control signals to ALU
  - ALU does also all logical ops
- Control signals to memory or I/O devices
  - via control bus

26.11.1999

Copyright Teemu Kerola 1999

14

## Control Signal Example <sup>(2)</sup>

- Accumulator architecture Fig. 14.5
- Control signals for given micro-ops cause micro-ops to be executed Table 14.1
  - setting C<sub>2</sub> makes value stored in PC to be copied to MAR in next clock cycle
    - C<sub>2</sub> controls Input Data Strobe for MAR (see Fig. A.30 for register circuit)
  - setting C<sub>R</sub> & C<sub>S</sub> makes memory perform a READ and value in data bus copied to MBR in next clock cycle

26.11.1999

Copyright Teemu Kerola 1999

15

## Example: Intel 8085 <sup>(5)</sup>

- Introduced 1976
- 3, 5, or 6 MHz, no cache
- 8 bit data bus, 16 bit address bus
  - multiplexed
- One 8-bit accumulator

LDA MyNumber	opcode address	0x3A   0x10A5	3 bytes
OUT #2	opcode port	0x2B   0x02	2 bytes

26.11.1999

Copyright Teemu Kerola 1999

16

## Example: i8085 <sup>(6)</sup>

- Instead of complex data path all data transfers within CPU go via internal bus Fig. 14.7
  - may not be good approach for superscalar pipelined processor - bus should not be bottleneck
- External signals Table 14.2
- Each instruction is 1-5 machine cycles
  - one external bus access per machine cycle
- Each machine cycle is 3-5 states
- Each state is one clock cycle
- Example: OUT instruction Fig. 14.9


26.11.1999

Copyright Teemu Kerola 1999

17

## Hardwired Control Logic Implementation <sup>(3)</sup>

Initial representation:



Sequencing control:

Logic representation:

Implementation:

26.11.1999

Copyright Teemu Kerola 1999

18

