

Computer System Overall Structure Ch 1-7

Overall picture
Refresh Computer Org I (TiTo)

9.9.1999

Copyright Teemu Kerola 1999

1

Computer System

- Data movement, storage, and processing
 - Figs 1.3, 1.4
- Control
 - Figs 1.5, 1.6, 3.2, 3.3, 3.9
- System and I/O Buses
- Internal and external memories
- Input/output systems
- Operating Systems support

9.9.1999

Copyright Teemu Kerola 1999

2

System & I/O Buses

- See Fig 3.18
- Local (internal, memory) bus (sisäinen väylä)
 - inside CPU chip
 - connects CPU to cache
- System bus (systeemiväylä)
 - connects CPU to memory
- I/O bus (I/O väylä)
 - connects CPU & memory to I/O devices
- Implementation details later on

9.9.1999

Copyright Teemu Kerola 1999

3

Internal and External Memories

- Memory hierarchy (muistihierarkia)
 - Fig. 4.1
 - Registers, L1 Cache, L2 Cache
 - Main memory, Disk cache
 - Disk, Optical, Tape
 - File server (local, via LAN)
 - Remote server (via WWW?)
- Storage capacity vs. access time (saantiaika)
 - Fig. 4.3 (from 4th Edition, 1996)


9.9.1999

Copyright Teemu Kerola 1999

4

HW Speed Parallel (5)

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...




9.9.1999

Copyright Teemu Kerola 1999

5

Input/Output Systems (3)




- Three categories
 - I/O with people (Video display, joy-stick, ...)
 - I/O with machines (CD, disk, ...)
 - Communication (Ethernet, token ring, ...)


9.9.1999

Copyright Teemu Kerola 1999



6

**Direct vs. Interrupt-driven I/O**

- Direct, I.e., programmed I/O (suora I/O)
 - CPU controls I/O directly
 - CPU spins (waits) while I/O device works
 - I/O device transfers one word at a time
 - Interrupt-driven I/O (keskeyttävä I/O)
 - CPU gives one I/O command, does a process switch, and continues with some other work
 - when I/O is done, I/O controller interrupts the CPU, and original process is made ready to run again
- 9.9.1999 Copyright Teemu Kerola 1999 8

**Memory-Mapped I/O** (muistiinkuvattu I/O)

- Each device controlled via device registers
 - data, status, control (laiterekisterit)
 - Device registers are addressed similarly as memory
 - with normal read/write instructions (vs. specific machine instructions for I/O)
 - device controller acts also as a memory card
 - Device registers are physically located in the device controller which recognises certain memory addresses belonging to it
- 9.9.1999 Copyright Teemu Kerola 1999 10



Processor States

- User mode (normal mode)
 - can use only non-privileged instructions
 - can access only memory in user-space
- Kernel mode (privileged mode)
 - can use all machine instructions, including privileged instructions
 - can access all memory, including kernel memory



(käyttäjätila)

(etuoikeutettu tila)

(etuoikeutetut konekäskyt)

(KJ:n ytimen omat muistialueet)

9.9.1999

Copyright Teemu Kerola 1999

13

Changing Processor Mode

- User mode → kernel mode
 - interrupt or explicit SVC instruction
 - interrupt handler checks for rights to change mode
 - (keskeytyskäsittelijä)
- Kernel mode → user mode
 - privileged machine instruction
 - return from interrupt (e.g., IRET)
 - returns control & restores previous mode

SVC, INT



IRET


(keskeytyskäsittelijä)

9.9.1999

Copyright Teemu Kerola 1999

14

End of Chapter 1-7: Intro



9.9.1999

Copyright Teemu Kerola 1999

15