

HELSINGIN YLIOPISTO HELSINGFORS UNIVERSITET UNIVERSITY OF HELSINKI

Multicore computers Course Summary

Ch 18 [Sta10]





Why Multicore?

- Current trend by processor manufacturers, because older improvements are no longer that promising
 - Clock frequency
 - Pipeline, superscalar,
 - Simultaneous multithreading, SMT (or hyperthreading)
- Enough transistors available on one chip to put two or more whole cores on the chip
 - Symmetric multiprocessor on one chip only
- But ... diminishing returns
 - More complexity requires more logic
 - Increasing chip area for coordinating and signal transfer logic



- Moore's Law: transistor density doubles every 1.5 years
 - Processor speed doubles also
 - True 1980-2003?
- Heat barrier: can not pack processors so thick
 - No more faster processors
- Now: more processors per chip ...
 - Multicore CPU
 - Chip-level multiprocessor (CMP)

Toward Concurrency in SW",

Dr. Dobb's Journal, 2005.



http://www.ddi.com/web-development/184405990; is essionid=BW05DMMAOT3ZGOSNDLPCKH0CJUNN2JVN? requestid=1416784

1000000





Borkar, Dubey, Kahn, et al. "Platform 2015." Intel White Paper, 2005. <u>http://download.intel.com/technology/computing/archinnov/platform2015/download/Platform 2015.pdf</u>



What is Multicore?



(b) Simultaneous multithreading

(c) Multicore

Sta10 Fig 18.1



Performance Gains

(Sta10 Fig 18.2 b)

Figure shows relative performance in Intel processors
Dots calculated as a ratio of published SPEC CPU figures divided by clock frequency of that processor



- Late 1980's no parallelism yet flat curve
- Steep rise of the curve with improvements in instruction-level parallelism
 - pipelines, superscalar, SMT
- Flat again around 2000 -> limit of instructionlevel parallelism reached



(Sta10 Fig 18.2 c)



Power consumption of Intel processors

Notice the power requirement has grown <u>exponentially</u>

How to Use All the Transistors Available?



<u>decreasing</u> Feature size (μm)

cache percent





- Reduce power intensity by increasing the ratio of memory transistors to logic transistors
 - Memory transistors used mainly for cache
 - Logic transistors used for everything else
- Increased complexity in logic follows Pollack's rule
 - On a single core the increased complexity of structure means that more of the logic is needed just for coordination and signal transfer logic

Performance increase is roughly proportional to [the] square root of [the] increase in complexity



Fred Pollack



Software Performance on Multicore

- Amdahl's law: speedup is proportional to the fraction of time enhancement is used
 - Thus, even a small portion of sequential code has noticeable impact with larger number of processors!
- Software improvements are not covered in this course



number of processors







Overhead Effect on Multicore Efficiency

Communication
Distribution of work
Cache coherence









Multicore Organization



(a) Dedicated L1 cache ARM11 MPCore



(c) Shared L2 cache Intel Core Duo



Key difference: Cache

- L1 always dedicated
 - Split for instructions and data
- L2 shared or dedicated (or mixed)
 - Active research on this issue
- L3 shared, if exists
- Cache coherence
 Varies



http://www.research.ibm.com/cell/heterogeneousCMP.html



Computer Organization II, Autumn 2010, Teemu Kerola



Shared L2 Cache vs. Dedicated ones

- Constructive interference
 - One core may fetch a cache line that is soon needed by another code already available in shared cache
- Single copy
 - Shared data is not replicated, so there is just one copy of it.
- Dynamic allocation
 - The thread that has less locality needs more cache and may occupy more of the cache area
- Shared cache no cache coherence solution needed
 - The shared data element already in the shared cache. With dedicated caches, the shared data must be invalidated from other caches before using
- Slower access
 - Larger cache area is slower to access, small dedicated cache would be faster



Intel Core Duo and Core i7



Intel Core Duo, 2006



- Two x86 superscalar, shared L2 cache
 - MESI support for L1 caches
 - L2 data shared between local cores or external
 - Thermal control unit per core
 - Manages chip heat dissipation
 - Maximize performance within constraints
- Advanced Programmable Interrupt Controlled (APIC)
 - Inter-process interrupts between cores
 - Routes interrupts to appropriate core
 - Includes timer so OS can interrupt core
- Power Management Logic
 - Adjusts voltage and power consumption
 - Can switch individual processor logic subsystems on and off

Intel Core i7 Block Diagram

- Four x86 SMT processors each with two simultaneous threads
- Dedicated L2, shared L3 cache
- Speculative pre-fetch for caches
- On chip DDR3 memory controller
 - Three 8 byte channels (192 bits) giving 32GB/s
 - No front side bus (mem access through cache)
- QuickPath Interconnection
 - Cache coherent point-to-point link
 - High speed communications between processor chips
 - 6.4G transfers per second, 16 bits per transfer
 - Dedicated bi-directional pairs
 - Total bandwidth 25.6GB/s

Computer Organization II, Autumn 2010, Teemu Kerola



7.12.2010 16

Sta10 Fig 18.10



Computer Organization II

ARM11 MPCore





ARM11 MPCore

- Up to 4 processors per chip
- Distributed interrupt controller
 - Timer per CPU
- Watchdog
 - Warning alerts for software failures
 - Counts down from predetermined values, issues warning at zero
- CPU interface
 - Interrupt acknowledgement, masking and completion acknowledgement
- MP11 Single ARM11 core (CPU)
- Vector floating-point (VFP) co-processor
- Dedicated split snoopy L1 cache
- Shared unified L2 cache, off-chip



(a) Dedicated L1 cache Sta10 Fig 18.8





ARM11 MPCore Interrupt Control

- Distributed Interrupt Controller (DIC)
 - collates interrupts from many sources
 - Masking, prioritization
 - Distribution to target MP11 CPUs
 - Status tracking (Interrupt states: pending, active, inactive)
 - Software interrupt generation
- Number of interrupts independent of MP11 CPU design
- Accessed by CPUs via private interface through SCU
- Can route interrupts to single or multiple CPUs
 - OS can generate interrupts: all-but-self, self, or specific CPU
- Provides inter-process communication (16 intr. ids)
 - Thread on one CPU can cause activity by thread on another CPU



ARM11 MPCore L1 Cache Coherency

MESI

Direct Data Intervention (DDI)

Copy (clean) cache lines directly between caches

Duplicated tag RAM (tag fields)

Copies of tag RAM in many CPU's

Cache knows who has the data needed

Migratory lines

- Copy dirty cache lines directly to other caches
 - No need to go to L2 cache, or to memory
- Modified MESI protocol



Course Summary



- Week 1
 - Overview (Ch 1 8)
 - Digital logic (Ch 20)
 - Bus (Ch 3)
- Week 2
 - Memory, Cache (Ch 4, 5)
 - Virtual memory(Ch 8)
- Week 3
 - Computer arithmetic (Ch 9)
 - Instruction set (Ch 10, 11)

Week 4

- CPU struc.& func. (Ch 12)
- RISC-architecture (Ch 13)

Week 5

- Instruction-level parallelism,
 - Superscalar Processor (Ch 14)
- Control Unit (Ch 15-16)
- Week 6
 - Parallel Processing (Ch 17)
 - Multicore (Ch 18)
 - Summary

Course Exam Tue 14.12.2010 9-12 (A111)

- 2,5 hours three or four questions
 - Questions are in English
 - You may answer in English, Finnish, or Swedish
- Question try to assess your deeper understanding of relevant topics, not superficial facts
 - More of applying what you have learned
 - Some of understanding relevant concepts
 - Less of rephrasing topics from text book or lectures
 - No details on example architectures
- You can write on all answers on the same paper using pencil or pen
 - No need to write answer to each question to separate sheet
 - There is <u>no need for a calculator</u>, but a simple one is allowed
 - If there is math needed, you can just write the formula and you do not need to write the result number without a calculator



- Go through the exercises
 - If you did all homeworks and understand them well, you should do fine in the exam
- Read the book and lecture slides
 - If there is nothing on the slides about the subsection, then there very probably is not a question in the exam
- The review questions in the slides are good hints!
- Old exams are in web
 - Many exams only in Finnish
 - See <u>https://www.cs.helsinki.fi/courses/581365/2010/s/k/1</u>
 - "Basic Information" sub-page (tab)
 - "Kerola's CO-II home page", and "Previous Exams" there
 - Exam questions have high temporal locality!



- What is the problem and how is it solved?
- Boolean algebra, gates and flip-flops
- Basic ideas on optimization, no Carnaugh maps
- Circuit description with Boolean tables, gates, and graphs
- Flip-flops and basic circuits, basic functionality
 - Understand, how S-R flip-flop works
- Combination circuits vs. sequential circuits
- How to implement memory?
- How to implement functions?
 - How to implement 32-bit add?



What is the problem and how is it solved?

Instruction cycle, interrupts

- Bus characteristics
 - Speed, width, asynch/synch timing,
 - Signaling, centralized/distributed arbitration,
 - Events or transactions

PCI

- Arbitration, read & write sequences
- Can read and explain timing diagrams



What is the problem? How is it solved?

Principle of locality, temporal & spatial locality

Design features

- Size, line size, split/unified, levels (L1, L2, L3)
- Mapping: direct mapping, fully-associative, set-associative
- Replacement policy
- Write policy: write-through, write-back, write-once
- Cache coherency problem for multiprocessors



Basic ideas, no details

DRAM implementation principles

- Memory address split row and column access select fields
- How to build larger memory from smaller chips



Memory Management (Ch 8)

- Focus on virtual memory
 - What problem is solved? How is it solved?
 - Solution is based on locality
 - Solve protection problems at the same time?
- Virtual memory organization
 - page table, inverted page table, segment table,
 - hierarchical tables
 - Disk organization to support VM
- Address translation,
 - What is the problem, what is the solution, how is it done?
 - **TLB**, how does it work, how is it implemented?
- TLB and cache, how do they work together
 - How do you locate referenced data (in cache or in memory)



- What is the problem and how is it solved?
- Integers
 - Representation
 - Add & subtract, multiply, divide
 - Booth's algorithm for multiplication
- Floating-point
 - IEEE representation, unnormalized, NaN, ∞
 - Principles of add, sub, mul, div overflows/underflows
 - Accuracy
 - In representation
 - In computation
 - Loss of accuracy in certain math ops



Instruction Sets (Ch 10, 11)

- What is the problem and how is it solved?
- Characteristics
 - Data types, register sets
 - Addressing modes
- Architecture types
 - Accumulator, stack, register, load-store
- Instruction formats
 - Pentium cisc vs. Arm risc
 - Can explain basic differences
 - No need to study details

CPU Structure and Function (Ch 12)

- What is the problem and how is it solved?
- Structural elements: regs, internal regs, pws
- Pipelined implementation of fetch-exec cycle
 - What is the problem and how is it solved?
 - Performance gains: when and how much?
 - Hazards & dependencies
 - Types: structural, control, data
 - Solution methods: bubbles, compiler, more HW
 - How to solve RAW data dependency problems?
 - Bubble (hw), NOP (sw bubble), instr order (sw), by-pass circuits (hw)
 - How to solve control dependencies?
 - Clear pipeline (hw), delay slots (sw), mult. conditional instr. streams
 - Prefetch target, loop buffer
 - Static and dynamic branch prediction, branch history table



RISC (Ch 13)

- What is the problem and how is it solved?
- What is CISC, what is RISC?
 - RISC vs CISC
- RISC features
 - Lots of regs, few data types,
 - Few operands and memory addressing types
 - Simple instructions optimized for pipeline
 - Load/Store architecture
- Register files
 - What is the problem and how is it solved?
 - Registers windows, register optimization
- Register allocation problem
 - What is the problem and how is it solved (graph coloring)?



- What is the problem and how is it solved?
- Implementation strategies
 - In-order or out-of-order issue
 - In-order or out-of-order complete
 - Instruction selection window, window of execution
- Name dependencies
 - What is the problem and how is it solved?
 - New dependency types to worry about: WAR, RAW
 - Register renaming
- Hyperthreading or multithreading
 - What is the problem and how is it solved?
 - Use larger register set to better utilize pipelines



Control-Unit (Ch 15, 16)

- What is the problem and how is it solved?
- Micro-ops
 - Micro-op sequences in different phases of the execution cycle
- How control signals make things happen?
 - Control signal state machine
- Hardwired control
 - Direct implementation of control state machine
 - Requires lots of optimiztion to reduce state space
- Microprogrammed control
 - Structure: control memory, control address, control buffer
 - Horizontal or vertical (functional & resource encoding)
 - Sequencing, i.e., which microinstruction next?



- What is the problem and how is it solved?
- Classification, SIMD, SMP, etc
- Cache coherency
 - Snoopy-cache
 - MESI
- Clusters
 - NUMA, CC-NUMA
- Vector computation



- What is the problem and how is it solved?
- Multicore vs. SMP
- Different multicore organizations
- Multicore with CC-NUMA

IU -- The End --Pre-decode * * * * * * * * Threads alternate Fetch control L1 instruction cache fetch and dispatch L2 Thread A Thread B cycles interface 4 Branch scan SMT dispatch (queue) Microcode 2. Decode Thread A L1 data cache Dependency Thread B Issue Thread A 2 STI Cell Power 1 VSU VMX/FPU issue (queue) Load/store Fixed-point Branch 2 execution unit unit unit + 1 1 1 ψī processor element VMX VMX FPU FPU Completion/flush XU load/store/permute arith/logic unit arith./logic unit load/store VMX completion FPU completion (a) major units (a) and PPE pipeline front end \rightarrow MC1 \rightarrow MC2 \rightarrow MC3 \rightarrow MC4 \rightarrow ... \rightarrow MC9 \rightarrow MC10 \rightarrow MC11 -Microcode Instruction cache and buffer (b) pipeline → IB2 → ID1 → ID2 → ID3 → IS1 → IS2 → IS3 \rightarrow IC2 \rightarrow IC3 \rightarrow IC4 \rightarrow IB1 IC1 Instruction decode and issue → BP1 → BP2 → BP3 → BP4 Branch prediction PPE pipeline back end Branch instruction IC Instruction cache $\rightarrow DLY \rightarrow DLY \rightarrow DLY \rightarrow RF1 \rightarrow RF2 \rightarrow EX1 \rightarrow EX2 \rightarrow EX3 \rightarrow EX4 \rightarrow IBZ \rightarrow IC0$ IB Instruction buffer BP Branch prediction MC Microcode Fixed-point unit instruction ID Instruction decode \rightarrow DLY \rightarrow DLY \rightarrow RF1 \rightarrow RF2 \rightarrow EX1 \rightarrow EX2 \rightarrow EX3 \rightarrow EX4 \rightarrow EX5 \rightarrow WB \rightarrow IS Instruction issue DLY Delay stage RF Register file access Load/store instruction Execution EX ▶ RF1 → RF2 → EX1 → EX2 → EX3 → EX4 → EX5 → EX6 → EX7 → EX8 → WB → WB Write back (b)