

HELSINKIN YLIOPISTO  
HELSINKI UNIVERSITY  
UNIVERSITY OF HELSINKI

## Memory Management (Muistinhallinta)

**Ch 8.3-8.6 [Sta10]**  
(Virtual) Memory management  
Hardware and software support  
Example: Pentium & ARM

Lecture 4

## Teemu's Cheesecake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

	hand	table	refridgerator	moon	Europa (Jupiter)
0.5 sec (register)	1 sec (cache)	10 sec (memory)	12 days (disk)	4 years (tape)	Europa (Jupiter)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 2

Virtual Memory (*virtuaalimuisti*)

- Problem: How can I make my (main) memory as big as my disk drive?
- Answer: Virtual memory
  - keep only most probably referenced data in memory, and rest of it in disk
    - disk is much bigger and slower than memory
    - address in machine instruction may be different than memory address
    - need to have efficient address mapping
    - most of references are for data in memory
  - joint solution with HW & SW

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 3

## Other Problems Often Solved with VM

- If you want to have many processes in memory at the same time, how do you keep track of memory usage?
- How do you prevent one process from touching another process' memory areas?
- What if a process needs more memory than physically available?

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 4

## Memory Management Problem

- How much memory for each process?
  - Is it fixed amount during the process run time or can it vary during the run time?
- Where should that memory be?
  - In a continuous or discontinuous area?
  - Is the location the same during the run time or can it vary dynamically during the run time?
- How is that memory managed?
- How is that memory referenced?

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 5

## Partitioning

- How much physical memory for each process?
- Static (fixed) partitioning (*kiinteät partitiot, kiinteä ositus*)
  - Amount of physical memory determined at process creation time
  - Continuous memory allocation for partition
- Dynamic partitioning (*dynaamiset partitiot*)
  - Amount of physical memory given to a process varies in time
    - Due to process requirements (of this process)
    - Due to system (i.e., other processes) requirements

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 6

### Static Partitioning


- Equal size - give everybody the same amount
  - Fixed size - big enough for everybody
    - too much for most
  - Need more? Can not run!
- Unequal size
  - sizes predetermined
  - Can not combine
- Variable size
  - Size determined at process creation time

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 7

### Dynamic Partitioning

- Process must be able to run with varying amounts of main memory
  - all of memory space is not in physical memory
  - need some minimum amount of memory
- New process?
  - If necessary reduce amount of memory for some (lower priority) processes
- Not enough memory for some process?
  - reduce amount of memory for some (lower priority) processes
  - kick (**swap**) out some (lower priority) process

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 8



### Fragmentation (pirstoutuminen)

- Internal fragmentation (*sisäinen pirstoutuminen*)
  - unused memory inside allocated block
  - e.g., equal size fixed memory partitions
- External fragmentation (*ulkoinen pirstoutuminen*)
  - enough free memory, but it is splintered as many un-allocatable blocks
  - e.g., unequal size partitions or dynamic fixed size (variable size) memory partitions

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 10

### Address Mapping (osoitteen muunnos)

Pascal, Java:

```
while (...) X := Y+Z;
```

Symbolic Assembly Language:

```
loop: LOAD R1,Y
      ADD R1,Z
      STORE R1,X
```

Textual machine language:

```
1312: LOAD R1,2510
      ADD R1,2514
      STORE R1,2600
```

(addresses relative to 0)

compiler → compiler → compiler

program load time, or program run time

Execution time:

```
101312: LOAD R1,102510
      ADD R1,102514
      ADD R1,102600
```

(real, physical memory addresses)

2.11.2010 11

### Address Mapping

Textual machine language: logical address

```
1312: LOAD R1, 2510
```

Execution time:

```
101312: LOAD R1, 102510
      or
      101312: LOAD R1, 2510
```

+100000?  
??  
physical address (constant?) logical addr

- Want:  $R1 \leftarrow \text{Mem}[102510]$  or  $\text{Mem}[2510]$ ?  
- Who makes the mapping? When?

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 12

## Address Mapping, address translation

- At program load time
  - Loader (*lataaja*)
  - Static address binding (*staattinen osoitteiden sidonta*)
- At program execution time
  - CPU
  - With every instruction
  - Dynamic address binding (*dynaaminen osoitteiden sidonta*)
  - Swapping (*heittovaihto*)
  - Virtual memory

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 13

## Virtual Memory Implementation

- Methods
  - Base and limit registers (*kanta- ja rajarekisterit*)
  - Segmentation (*segmentointi*)
  - Paging (*sivutus*)
  - Segmented paging, multilevel paging
- Hardware support
  - MMU - Memory Management Unit
    - Part of processor
    - Varies with different methods
  - Sets limits on what types of virtual memory (methods) can be implemented using this HW

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 14

## Base and Limit Registers

- Continuous memory partitions
  - One or more (4?) per process
  - May have separate base and limit registers
    - Code, data, shared data, etc
    - By default, or given explicitly in each mem. ref.
- BASE and LIMIT registers in MMU
  - All addresses logical in machine instructions
  - Exec. time address mapping for address (x):
    - Check:  $0 \leq x < \text{LIMIT}$
    - Physical address:  $\text{BASE} + x$

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 15

## Virtual memory

OS course content


- Only needed reserved areas (chunks) in the memory, no need to be contiguous
  - Demand paging (*tarvenotto*)
- Chunk size?
  - Fixed size = Paging
  - Variable size = Segmentation
  - Combined = Paged segments, multilevel paging
- OS bookkeeping (*KJ kirjanpito*)
  - Page frame table (*sivutilataulu, sivukehäystälu*)
    - Which page frames are free, which are occupied
  - Each process has its own page table (*sivutaulu*)
    - Is this page in memory or on disk? -- "presence-bit"
    - In memory, which page frame contains this page?
    - Other control? Bits: Modified, Referenced

Paging "most common"  
⇒ here only paging

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 16


## Virtual Memory: Paging (*sivutus*)



Computer Organization II, Autumn 2010, Teemu Kerola







2.11.2010 17

## Address Mapping with Paging VM (Sivuttavan virtuaalimuistin osoitteenvuunnos)



Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 18




### Virtual Memory Support Ops

- Hardware support: MMU and its special registers
  - PTR (page table register)
    - Physical start address of process page table (copied from PCB – process control block)
  - TLB (translation lookaside buffer)
    - Caches page table entries from earlier address mappings
  - “Page fault” –interrupt
  - Updating reference and modified bits
- Process switch
  - PTR register  $\leftarrow$  Physical start address of process page table
  - Invalidate old TLB content (it is usually process specific)
    - Each location has valid bit
    - Changed elements back to memory (“cache block”)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 25


### Memory/Disk Organisation



Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 26

### TLB and Cache



(Sta10 Fig 8.19)

2.11.2010 27

### TLB vs. Cache

- #### TLB Miss
- CPU waits idling
  - HW implementation
  - Invisible to process
  - Data is copied from memory to TLB
    - from page table data
    - from cache?
  - Delay 4 (or 2 or 8?) clock cycles

#### Cache Miss

- CPU waits idling
- HW implementation
- Invisible to process
- Data is copied from memory to cache
  - from page data
- Delay 4 (or 2 or 8?) clock cycles

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 28

### TLB Misses vs. Page Faults


- #### TLB Miss
- CPU waits idling
  - HW implementation
  - Data is copied from memory to TLB (or from cache)
  - Delay 1-8 (?) clock cycles

- #### Page Fault
- Process is suspended and cpu executes some other processes
  - SW implementation
  - Data is copied from disk to memory
  - Delay 10-30 ms(?)

(Sta10 Fig 8.17)


2.11.2010 29

### Inverted page table (käänteinen sivutaulu)




(Sta10 Fig 8.17)


2.11.2010 30



- ### Virtual Memory Policies
- Fetch policy (noutopolitiikka)**
    - demand paging: fetch page only when needed 1st time
    - working set: keep all needed pages in memory
    - prefetch: guess and start fetch early
  - Placement policy (sijoituspolitiikka)**
    - any frame for paged VM
  - Replacement policy (poistopolitiikka)**
    - local, consider pages just for this process for replacement
    - global, consider also pages for all other processes
    - dirty pages must be written to disk (*likaiset, muutetut sivut*)
- Computer Organization II, Autumn 2010, Teemu Kerola      2.11.2010      32



- ### Pentium support for memory management
- Unsegmented unpaged, max  $2^{32} = 4$  GB
    - Virtual address = physical address
    - Efficient  $\Rightarrow$  feasible in real-time systems
  - Unsegmented paged (*Sivuttava*), max 4 GB
    - Linear address space (*linearinen osoiteavaruus*)
    - Page and frame size: 4KB or 4MB
    - Protection frame based
  - Segmented unpaged (*Segmentoiva*), max  $2^{48} = 64$  TB
    - Several segments  $\Rightarrow$  several linear memory spaces
    - Protection segment based
  - Segmented paged (*Sivuttava segmentointi*), max 64 TB
    - Memory management using pages and page frames
    - Protection segment based
- Computer Organization II, Autumn 2010, Teemu Kerola      2.11.2010      34









### Pentium: Segment Descriptor (segmenttikuvaaja)

Segment Descriptor (Segment Table Entry)	
Base	Defines the starting address of the segment within the 4-GByte linear address space.
D/B bit	In a code segment, this is the D bit and indicates whether operands and addressing modes are 16 or 32 bits.
Descriptor Privilege Level (DPL)	Specifies the privilege level of the segment referred to by this segment descriptor.
Granularity bit (G)	Indicates whether the Limit field is to be interpreted in units by one byte or 4 Kilobytes.
Limit	Defines the size of the segment. The processor interprets the limit field in one of two ways, depending on the granularity bit: in units of one byte, up to a segment size limit of 1 MByte, or in units of 4 Kilobytes, up to a segment size limit of 4 GBytes.
S bit	Determines whether a given segment is a system segment or a code or data segment.
Segment Present bit (P)	Used for nonpaged systems. It indicates whether the segment is present in main memory. For paged systems, this bit is always set to 1.
Type	Distinguishes between various kinds of segments and indicates the access attributes.

(Sta10 Table 8.5)

Computer Organization II, Autumn 2010, Teemu Kerola      2.11.2010      36





### Virtual Memory Summary

- How to partition physical memory for processes?
  - Fixed partitions (various methods)
  - Dynamic partitions: segments, pages
- Paged virtual memory
  - Multilevel page tables
- How to translate addresses?
  - TBL, multi-level TLB
- How does TBL work with cache?
- Examples: Intel & ARM

Computer Organization II, Autumn 2010, Teemu Kerola2.11.2010 43

### Review Questions

- What hardware support is needed for virtual memory implementation?
- Differences of paging and segmentation?
- Why to combine paging and segmentation?
- Relationship of TLB and cache?
  - similarities, differences?

Computer Organization II, Autumn 2010, Teemu Kerola2.11.2010 44