

Lecture 2

**Sequential Circuits, Bus**


Online Ch 20.1-3 [Sta10]      Ch 3 [Sta10]

**Circuits with memory**  
 Flip-Flop  
 S-R Latch  
 Registers, Counters

**What moves on Bus?**  
 Bus characteristics  
 PCI-bus

<http://www.du.edu/~etuttle/electron/elect36.htm>

**Flip-Flop (kiiikku)**




■ William Eccles & F.W. Jordan  
 ■ with vacuum tubes, 1919

■ 2 states for Q (0 or 1, true or false)  
 ■ 1-bit memory  
 ■ **Maintains state when input absent**

■ 2 outputs  
 ■ complement values  
 ■ both always available on different pins

■ Need to be able to change the state (Q)



Computer Organization II, Autumn 2010, Teemu Kerola      4.11.2010      2


**S-R Flip-Flop or S-R Latch (salpa)**

Usually both 0 → R=0 → ? → Q  
 S=0 → ? → Q-bar

S = "SET" = "Write 1" = "set S=1 for a short time"  
 R = "RESET" = "Write 0" = "set R=1 for a short time"

Use NOR gates

nor (0, 0) = 1
nor (0, 1) = 0
nor (1, 0) = 0
nor (1, 1) = 0




Computer Organization II, Autumn 2010, Teemu Kerola      4.11.2010      3

**Clocked Flip-Flops**

■ State change can only when clock is 1  
 ■ more control on state changes

■ Clocked S-R Flip-Flop






■ D Flip-Flop  
 ■ only one input D  
 - D = 1 and CLOCK → write 1  
 - D = 0 and CLOCK → write 0

■ J-K Flip-Flop  
 ■ Toggle Q when J=K=1

Computer Organization II, Autumn 2010, Teemu Kerola      4.11.2010      4

**Basic Clocked Flip-flops**

Name	Graphic Symbol	Characteristic Table															
S-R		<table border="1"> <tr><th>S</th><th>R</th><th>Q<sub>n+1</sub></th></tr> <tr><td>0</td><td>0</td><td>Q<sub>n</sub></td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>-</td></tr> </table>	S	R	Q <sub>n+1</sub>	0	0	Q <sub>n</sub>	0	1	0	1	0	1	1	1	-
S	R	Q <sub>n+1</sub>															
0	0	Q <sub>n</sub>															
0	1	0															
1	0	1															
1	1	-															
J-K		<table border="1"> <tr><th>J</th><th>K</th><th>Q<sub>n+1</sub></th></tr> <tr><td>0</td><td>0</td><td>Q<sub>n</sub></td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td><math>\bar{Q}_n</math></td></tr> </table>	J	K	Q <sub>n+1</sub>	0	0	Q <sub>n</sub>	0	1	0	1	0	1	1	1	$\bar{Q}_n$
J	K	Q <sub>n+1</sub>															
0	0	Q <sub>n</sub>															
0	1	0															
1	0	1															
1	1	$\bar{Q}_n$															
D		<table border="1"> <tr><th>D</th><th>Q<sub>n+1</sub></th></tr> <tr><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td></tr> </table>	D	Q <sub>n+1</sub>	0	0	1	1									
D	Q <sub>n+1</sub>																
0	0																
1	1																

Computer Organization II, Autumn 2010, Teemu Kerola      4.11.2010      5

**Registers**





Figure 20.28 8-Bit Parallel Register

■ Parallel registers  
 ■ read/write  
 ■ CPU user registers  
 ■ additional internal registers

■ Shift Registers  
 ■ shifts data 1 bit to the right  
 ■ serial to parallel?  
 ■ ALU ops?  
 ■ rotate?



Computer Organization II, Autumn 2010, Teemu Kerola      4.11.2010      6

### Counters

- Add 1 to stored counter value
- Counter
  - parallel register plus increment circuits
- Ripple counter (aalto, viive)
  - asynchronous
  - increment least significant bit, and handle "carry" bit as far as needed
- Synchronous counter
  - modify all counter flip-flops simultaneously
  - faster, more complex, more expensive

A four-bit synchronous "up" counter

space-time tradeoff <http://www.allaboutcircuits.com>

4.11.2010 7

### Digital Logic Summary

- Boolean algebra
- Gates – not, nand, xor, and, or
- Circuits
  - Presentation: Boolean equations, Truth tables, Graphical Symbols
  - Simplification with Karnaugh Maps
- Combination Circuits – output depends on input only
  - Set inputs, wait, output ready – no dynamic state memory
  - ROM
- Sequential Circuits – output depends also on internal state
  - Flip-Flops, registers, counters, memory
- Implement Computer
  - apply combination and sequential circuits smartly

Discussion?

4.11.2010 8

### Bus (Väylä)

Ch 3 [Sta10]  
What moves on Bus?  
Bus characteristics  
PCI - bus

4.11.2010 10

### Bus

(Sta10 Fig 3.16)

- For communication with and between devices
- Broadcast (*yleislähetys*) - most common
  - Everybody hear everything
  - React to messages/signals to itself only
- Each device has its own control and status information
  - Device driver (OS) moves control data to device controller's registers
    - memory address, device address, how much, direction
  - Device driver reads the status from the controller's status register
    - Ready? Operation successful? ...

4.11.2010 10

### Bus structure







- Control lines (*Ohjausväylä, ~ johtimet*)
  - Control and timing information
    - Operations: like memory read, memory write, I/O read
    - Interrupt request
    - Clock
- Address lines (*Osoiteväylä*)
  - Source and destination ids
    - Memory address, device address (module, port)
    - For transfer source and destination
  - Width (number of parallel lines) determines directly addressable memory address space (*osoiteavaruuden koko*)
    - For example: 32 b  $\Rightarrow$  4 GB







4.11.2010 11


### Bus structure

- Data lines (*dataväylä*)
  - All processing information:
    - Instructions
    - Data
    - DMA-transfer contents
  - Width determines the maximum number of bits that can be transferred at the same time
    - For example 38b wide line allows 32 bits data plus 6 Hamming-coded parity bits

4.11.2010 12







## Computer Organization II

### PCI-bus


[Sta10, Ch 3.5]






<http://www.soe.ucsc.edu/classes/cmpe003/Spring02/motherboard.gif>

- ### PCI: Peripheral Component Interconnect
- 49 mandatory (+51 optional) signal lines
    - Address data: 32b mandatory (optional allows 64b)
    - Other signals: 17 mandatory (+ 19 optional)
  - Centralized arbiter (*keskitetty väljän varaus*)
  - Synchronous timing (*synkroninen tahdistus*)
    - own 33 or 66 MHz clock (PCI-X: 133/156/533 Mhz)
    - Transfer rate 133, 266, 532 MB/s (PCI-X: 1 GB/s, 4 GB/s)
  - Events on the bus
    - read, write, read block, write block (multiplexed)
  - Max 16 devices

- ### 49 Mandatory Signal Lines (PCI) (Sta10 Table 3.3)
- AD[32]: address or data, multiplexed (*aikavuorottelu*)
    - + 1 parity
  - C/BE[4]: bus command tai byte enable, multiplexed
    - For example: 0110/1111 = memory read/all 4 Bytes
  - CLK, RST#: clock, reset
  - 6 for interface control
    - FRAME#, IRDY#, TRDY#, STOP#, IDSEL, DEVSEL#
  - 2 for arbitration (*väljän varaus*)
    - REQ# requires, GNT# granted
    - Dedicated lines for devices
  - 2 error reporting pins (lines)
    - PERR# parity, SERR# system
- 

- ### 51 Optional Signal Lines (PCI) (Sta10 Table 3.4)
- 4 lines for interrupt requests (*keskeytyspyyntö*)
    - Each device has its own dedicated line(s)
  - 2 lines for cache support (on CPU or other devices)
    - snoopy cache
  - 32 A/D extra lines
    - 32 mandatory + 32 optional => 64 bit address/data lines
  - 4 additional lines for C/BE bus command/byte enable
  - 2 lines to negotiate 64b transfer
  - 1 extra parity line
  - 5 lines for testing





### Lecture 2 Summary

- Boolean Algebra → Gates → Circuits
  - Combination circuits, sequential circuits
- Components for CPU design
  - ROM, adder, multiplexer, encoder/decoder
  - flip-flop, register, shift register, counter
- Bus
  - Structure, components, signals, arbitration
  - PCI bus example

Simulations of gates and circuits:  
 Hades Simulation Framework:  
<http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/index.html>  
<http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/16-flipflops/10-srff/srff.html>

Computer Organization II, Autumn 2010, Teemu Kerola  
4.11.2010 36



### Review Questions

- Main differences between synchronous and asynchronous timing?
- Benefits of bus hierarchy?
- Text book review questions
- Text book support page review questions

<http://www.box.net/shared/4597aix1nm>

