



HELSINGIN YLIOPISTO
HELSINGFORS UNIVERSITET
UNIVERSITY OF HELSINKI

Lecture 1

Computer Systems Overview


Digital Logic Combination Circuits

CO-I Ch 1-8 [Sta10]

Some material from
Comp. Org I

Digital Logic, Ch 20.1-3

John von Neumann
and EDVAC, 1949






Overview Content

- Structure
- OS view point
- Buses
- I/O-controller and memory-mapped I/O
- Memory hierarchy
- I/O layers
- Privileged mode
- Instruction cycle
- Interrupt handling
- Goal:
 - Remember what has already been covered on Comp. Org I

Structure of a computer

Hardware vs Software





Control, Processing, Storage, Data movement

(Sta10 Fig 1.4)




Operating System's view point






Buses

- Local (*Sisäinen*), System, I/O expansion
- Device controllers (*Laiteoohjaimet*), NOTE: Stal10: “I/O module”




(Sta10 Fig 3.18 a)

(a) Traditional Bus Architecture




I/O controller and memory-mapped I/O

(Sta10 Fig 7.3)




- Device driver (*ajuri*) controls the device via controller's registers
- Driver refers to these registers as regular memory locations
 - Common memory references, like in load/store -instructions
 - Controller (*ohjain*) detects its own memory addresses on the bus
 - Device controller ~ 'intelligent' memory location




Memory hierarchy

- Access time (*saantiaika*) (not?) dependent of the location
 - Registers, cache, main memory
 - Block buffering (*lohkopuskurointi*) (OS functionality!)
 - Magnetic and optical storage devices
- File servers (*tiedostopalv*)
 - Network Attached Storage (NAS) - files
 - Storage Area Network (SAN) - blocks




Which now common technology is missing from picture?




Teemu's cheese cake


- Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...



Discussion?



CPU execution modes



■ Instruction privileges

- Privileged (*etuoikeutettu*) and normal

privileged, kernel

user, normal

■ Memory protection

- Memory area marked for a user and controlled access

■ User mode (*käyttäjätila*)


- May use only normal instructions
- Can refer only to its own memory area

user mode, normal mode


■ Kernel mode (*etuoikeutettu tila*)

- Can use all instructions, including the privileges ones
- May refer to all memory locations, including the kernel data structures of the operating system


*kernel mode,
privileged mode*




Mode change




- User mode, normal mode → kernel mode, privileged mode
 - Interrupt or special SVC instructions (service request)
 - Interrupt handler checks the right for mode change
- Kernel mode → User mode
 - Privileged instruction, for example IRET (return from interrupt, interrupt return)
 - Returns the control and mode as they were before the mode change
 - Very similar with return from a subroutine



Layers of the I/O system




(Tan08, Modern Oper. Syst, Fig 5-17)




Device driver (laiteajuri)

Input of a
Block of data


(Sta10 Fig 7.4)



CPU Instruction cycle (*käskysykli*)



(Sta10 Fig 3.9+7.6)





Interrupt handler (keskeytys käsittelijä)

- * Privileged mode vs. User mode
- * Interrupt disabling vs. enabling
- + Scheduling

*vuorotus,
vuoronanto*

Start Interrupt Handler





Review Questions

- Main parts of a computing system?
- DMA: principles and functionalites?
- Obligatory hardware and its features?
- How to make CPU to execute normal user program? Operating system?



Digital logic

Stallings:


Online Chapters 20.1-3


Boolean Algebra

Simplification

Gates

Combination Circuits





Boolean Algebra

■ George Boole

- ideas 1854



George Boole

■ Claude Shannon [\(MSc thesis, "gradu"\)](#)

- apply to circuit design, 1938
- “father of information theory”

Topics:


■ Describe digital circuitry function

(piirisuunnittelu)

- programming language?

■ Optimise given circuitry

- use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions



Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:

- binary: AND (·)

- OR (+)

- unary: NOT (¯)

$$A \bullet B = AB$$

$$B + C$$

$$\bar{A}$$

ja

tai

ei

integer
arithmetics


product
sum
negation

- Composite operations, equations

- precedence: NOT, AND, OR

- parenthesis

$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$



Boolean Algebra

■ Other operations

- XOR (exclusive-or)
- NAND
- NOR

$$A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$$
$$A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$$

function


input

■ Truth tables

- What is the result of the operation?

Boolean Operators								
P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q	
0	0	1	0	0	0	1	1	
0	1	1	0	1	1	1	0	
1	0	0	0	1	1	1	0	
1	1	0	1	1	0	0	0	

(Sta20 Table 20.1)




Postulates and Identities

■ How can I manipulate expressions?


- Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws vaihdantalaki
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws osittelulaki
$1 \cdot A = A$	$0 + A = A$	Identity Elements neutraalialkiot
$A \cdot \overline{A} = 0$	$A + \overline{A} = 1$	Inverse Elements
Other Identities		alkion ja komplementin tulo ja summa
$0 \cdot A = 0$	$1 + A = 1$	tulo 0'n kanssa, summa 1'n kanssa
$A \cdot A = A$	$A + A = A$	tulo ja summa itsensä kanssa
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws liitääntälait
$\overline{A \cdot B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem

(Sta10 Table 20.2)




Gates, circuits, combination circuits



- Implement basic Boolean algebra operations
- Gates - fundamental building blocks
 - 1 or 2 inputs, 1 output veräjät, portit ja piirit
- Combine to build more complex circuits
 - memory, adder, multiplier, ...
- Gate delay in **combination circuits** yhdistelmäpiirit
 - change inputs, after (combined) gate delay new output available
 - 1 ns? 10 ns? 0.1 ns?

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmisdemo.html> (extra material)



Describing the Circuit

a) Boolean equations


$$F = \overline{ABC} + \overline{A}BC + AB\overline{C}$$

b) Truth table

inputs			<- output ->
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0




c) Graphical symbols
(next slide)

(Sta10 Table 20.3)




Graphical Symbols, Sum-of-Products, Product-of-sums

$$F = \overline{ABC} + \overline{A}BC + ABC\overline{C}$$



Discussion?



Simplification of Circuits

■ Algebraic Simplification

$$\begin{aligned} F &= \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + A\overline{B}\overline{C} \\ &= \overline{A}B + B\overline{C} = B(\overline{A} + \overline{C}) \end{aligned}$$

■ Simplification with Karnaugh Maps

■ E.g., see Kerola slides 2003/appa

(http://www.cs.helsinki.fi/group/nodes/kurssit/tikra/2003s/luennot/appa_v.pdf)



Using Karnaugh Maps to Minimize Boolean Functions


Original function

$$f = \overline{a}\overline{b}\overline{c}\overline{d} + \overline{a}\overline{b}\overline{c}d + a\overline{b}\overline{c}\overline{d} + a\overline{b}\overline{c}d + ab\overline{c}\overline{d} + ab\overline{c}d + a\overline{b}cd + a\overline{b}c\overline{d}$$

Canonical form (now already there)

Karnaugh Map


Find smallest number of circles,
each with largest number (2^i)
of 1's



Select parameter combinations
corresponding to the circles

Get reduced function $f = bd + ac + ab$

Discussion?




Multiplexers

valitsin

Sta10 Table 20.7

Sta10 Fig 20.13




- Select one of many possible inputs to output

- black box
- truth table
- implementation

- Each input/output “line” can be many parallel lines


- select one of three 16 bit values
 - $C_{0..15}$, $IR_{0..15}$, $ALU_{0..15}$
- simple extension to one line selection
 - lots of wires, plenty of gates ...

Sta10 Fig 20.12



Sta10 Fig 20.14

- Used to control signal and data routing
- Example: loading the value of PC





Encoders/Decoders

- Exactly one of many Encoder input or Decoder output lines is 1
- Encode that line number as output
 - hopefully less pins (wires) needed this way
 - optimise for space, not for time
 - Example:
 - encode 8 input wires with 3 output pins
 - route 3 wires around the board
 - decode 3 wires back to 8 wires at target


space-time tradeoff


Sta10 Fig 20.15






Decoder






Read-Only-Memory (ROM)

- Given input values (address), get output value (contents)
 - Like multiplexer, but with **fixed data**





ROM truth table

address


value

Input				Output			
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0


Mem (7) = 4

Mem (11) = 14


Sta10 Table 20.8




Adders



■ 1-bit adder




■ 1-bit adder with carry




■ Implementation

■ Build a 4-bit adder from four 1-bit adders



Simple processor



http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html