

**HELSINKI YLÖPITO
HELSINKI UNIVERSITY
UNIVERSITY OF HELSINKI**

Lecture 1

Computer Systems Overview
Digital Logic Combination Circuits

[CO-I Ch1-8 \[Sta10\]](#)
Some material from
Comp. Org I

Digital Logic, Ch 20.1-3

John von Neumann
and EDVAC, 1949

(Sta10 Fig 1.4)





Overview Content


- Structure
- OS view point
- Buses
- I/O-controller and memory-mapped I/O
- Memory hierarchy
- I/O layers
- Privileged mode
- Instruction cycle
- Interrupt handling

■ Goal:

- Remember what has already been covered on Comp. Org I

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 2











Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010


7






Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 13




Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 14




Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 15




Lecture 1



Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 17



Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 18

Boolean Algebra

- Other operations
 - XOR (exclusive-or)
 - NAND
 - NOR

$$A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$$

$$A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A+B}$$

function input ■ Truth tables

■ What is the result of the operation?

		Boolean Operators					
P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta10 Table 20.1)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 19

Postulates and Identities

- How can I manipulate expressions?
 - Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws <i>vaihdantalaki</i>
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws <i>osittalulaki</i>
$1 \cdot A = A$	$0 + A = A$	Identity Elements <i>neutraalieläkit</i>
$A \cdot \overline{A} = 0$	$A + \overline{A} = 1$	Inverse Elements

Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	<i>tulo 0:n kanssa, summa 1:n kanssa</i>
$A \cdot A = A$	$A + A = A$	<i>tulo ja summa itsensä kanssa</i>
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws <i>liitääntälait</i>
$\overline{A \cdot B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem

(Sta10 Table 20.2)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 20

Gates, circuits, combination circuits

- Implement basic Boolean algebra operations
- Gates - fundamental building blocks
 - 1 or 2 inputs, 1 output *veräjät, portit ja piirit*
- Combine to build more complex circuits
 - memory, adder, multiplier, ...
- Gate delay in combination circuits *yhdistelmäpiirit*
 - change inputs, after (combined) gate delay new output available
 - 1 ns? 10 ns? 0.1 ns?

http://tech-www.informatik.uni-hamburg.de/applets/cmios/cmiosdemo.html (extra material)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 21

Describing the Circuit

- a) Boolean equations

$$F = \overline{ABC} + \overline{ABC} + ABC$$
- b) Truth table

Inputs			Output
A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta10 Table 20.3)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 22

Graphical Symbols, $F = \overline{ABC} + \overline{ABC} + ABC$ Sum-of-Products, Product-of-sums

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 23

Simplification of Circuits

- Algebraic Simplification

$$F = \overline{ABC} + \overline{ABC} + ABC$$

$$= \overline{AB} + \overline{BC} = B(\overline{A} + \overline{C})$$
- Simplification with Karnaugh Maps
 - E.g., see Kerola slides 2003/appa (http://www.cs.helsinki.fi/group/nodes/kurssit/tikra/2003s/luennot/appa_v.pdf)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 24

Using Karnaugh Maps to Minimize Boolean Functions

Original function

$$f = abcd + \bar{a}bcd + abc\bar{d} + ab\bar{c}d + ab\bar{c}\bar{d} + \bar{a}bc\bar{d} + \bar{a}b\bar{c}d$$

Canonical form (now already there)

Karnaugh Map

Find smallest number of circles, each with largest number (2^k) of 1's

Select parameter combinations corresponding to the circles

Get reduced function $f = bd + ac + ab$

[Discussion?](#)

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 25

Multiplexers

valitsin

Sta10 Fig 20.12

Sta10 Table 20.7

Sta10 Fig 20.13

■ Select one of many possible inputs to output

- black box
- truth table
- implementation

■ Each input/output "line" can be many parallel lines

- select one of three 16 bit values
 - $C_{0..15}$, $IR_{0..15}$, $ALU_{0..15}$
 - simple extension to one line selection
 - lots of wires, plenty of gates ... Sta10 Fig 20.14

■ Used to control signal and data routing

- Example: loading the value of PC

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 26

Encoders/Decoders

■ Exactly one of many Encoder input or Decoder output lines is 1

■ Encode that line number as output

- hopefully less pins (wires) needed this way
- optimise for space, not for time

space-time tradeoff

■ Example:

- encode 8 input wires with 3 output pins
- route 3 wires around the board
- decode 3 wires back to 8 wires at target

Sta10 Fig 20.15

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 27

Decoder

Sta10 Fig 20.15

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 28

Read-Only-Memory (ROM)

■ Given input values (address), get output value (contents)

■ Like multiplexer, but with fixed data

4-bit deep data

0 = 0000
1 = 0001
4 = 0100
...

4-bit output

4 = 0100

7 = 0 1 1 1

select lines "address"

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 29


ROM truth table

	address	value
	Input	Output
Mem (7) = 4	0 0 0 0	0 0 0 0
	0 0 0 1	0 0 0 1
	0 0 1 0	0 0 1 1
	0 1 0 0	0 1 1 0
	0 1 0 1	0 1 1 1
	0 1 1 0	0 1 0 0
	0 1 1 1	0 1 0 1
	1 0 0 0	1 1 0 0
Mem (11) = 14	1 0 0 1	1 1 0 1
	1 1 0 0	1 0 1 0
	1 1 0 1	1 0 1 1
	1 1 1 0	1 0 0 0
	1 1 1 1	1 0 0 1
	1 0 1 1	0 1 0 0
	1 0 1 0	0 1 0 1
	1 0 0 1	0 1 1 0

Sta10 Table 20.8

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 30



Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 31

