


Lecture 1




HELSINGIN YLIOPISTO  
HELSINGFORS UNIVERSITET  
UNIVERSITY OF HELSINKI


## Computer Systems Overview Digital Logic Combination Circuits

CO-I Ch 1-8 [Sta10]  
Some material from  
Comp. Org I

Digital Logic, Ch 20.1-3

John von Neumann  
and EDVAC, 1949







## Overview Content

- Structure
- OS view point
- Buses
- I/O-controller and memory-mapped I/O
- Memory hierarchy
- I/O layers
- Privileged mode
- Instruction cycle
- Interrupt handling
- Goal:
  - Remember what has already been covered on Comp. Org I

Computer Organization II, Autumn 2010, Teemu Kerola

2.11.2010 2



### Buses

- Local (*Sisäinen*), System, I/O expansion
- Device controllers (*Laiteohjaimet*), NOTE: Sta10: "I/O module"

(Sta10 Fig 3.18 a)

(a) Traditional Bus Architecture

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 5

### I/O controller and memory-mapped I/O

(Sta10 Fig 7.3)

- Device driver (*ajuri*) controls the device via controller's registers
- Driver refers to these registers as regular memory locations
  - Common memory references, like in load/store -instructions
  - Controller (*ohjain*) detects its own memory addresses on the bus
  - Device controller ~ 'intelligent' memory location

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 6

### Memory hierarchy

- Access time (*saantiaika*) (not?) dependent of the location
  - Registers, cache, main memory
  - Block buffering (*lohkopuskurointi*) (OS functionality!)
  - Magnetic and optical storage devices
- File servers (*tiedostopalv*)
  - Network Attached Storage (NAS) - files
  - Storage Area Network (SAN) - blocks

Which now common technology is missing from picture?

Stal10 Fig 4.1

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 7

### Teemu's cheese cake

- Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

*hand*

0.5 sec  
*(register)*

*table*

1 sec  
*(cache)*

*refridgerator*

10 sec  
*(memory)*

*moon*


12 days  
*(disk)*

*Europa (Jupiter)*

4 years  
*(tape, human)*

Discussion?

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 8



**CPU execution modes**


Diagram showing two ovals labeled 'user' and 'kernel' connected by two curved arrows, one pointing from user to kernel and one from kernel to user.

- **Instruction privileges**
  - Privileged (*etuoikeutettu*) and normal
- **Memory protection**
  - Memory area marked for a user and controlled access
- **User mode (*käyttäjätila*)**
  - May use only normal instructions
  - Can refer only to its own memory area
- **Kernel mode (*etuoikeutettu tila*)**
  - Can use all instructions, including the privileges ones
  - May refer to all memory locations, including the kernel data structures of the operating system

Labels in boxes:

- privileged, kernel*
- user, normal*
- user mode, normal mode*
- kernel mode, privileged mode*

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 9







**Mode change**

Diagram showing two ovals labeled 'user' and 'kernel' connected by two curved arrows. The top arrow points from user to kernel and is labeled 'SVC, INT'. The bottom arrow points from kernel to user and is labeled 'IRET'.

- **User mode, normal mode → kernel mode, privileged mode**
  - Interrupt or special SVC instructions (service request)
  - Interrupt handler checks the right for mode change
- **Kernel mode → User mode**
  - Privileged instruction, for example IRET (return from interrupt, interrupt return)
  - Returns the control and mode as they were before the mode change
    - Very similar with return from a subroutine

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 10








## Review Questions

- Main parts of a computing system?
- DMA: principles and functionalities?
- Obligatory hardware and its features?
- How to make CPU to execute normal user program? Operating system?




## Digital logic


Stallings:  
Online Chapters 20.1-3  
Boolean Algebra  
Simplification  
Gates  
Combination Circuits







## Boolean Algebra




- George Boole
  - ideas 1854
- Claude Shannon (MSc thesis, "gradu")
  - apply to circuit design, 1938
  - "father of information theory"

Topics:

- Describe digital circuitry function (piirisuunnittelu)
  - programming language?
- Optimise given circuitry
  - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 17



## Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
 

■ binary: AND ( · )	$A \bullet B = AB$	ja	product
OR ( + )	$B + C$	tai	sum
■ unary: NOT ( ¯ )	$\bar{A}$	ei	negation
- Composite operations, equations
  - precedence: NOT, AND, OR
  - parenthesis

$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 18

## Boolean Algebra

- Other operations
  - XOR (exclusive-or)
  - NAND
  - NOR

$A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$

$A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$

- Truth tables
  - What is the result of the operation?

function  
input

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta20 Table 20.1)

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 19

## Postulates and Identities

- How can I manipulate expressions?
  - Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws <i>vaihdantalaki</i>
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws <i>osittelulaki</i>
$1 \cdot A = A$	$0 + A = A$	Identity Elements <i>neutraaliakiot</i>
$A \cdot \overline{A} = 0$	$A + \overline{A} = 1$	Inverse Elements <i>alkion ja komplementin tulo ja summa</i>
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	<i>tulo 0'n kanssa, summa 1'n kanssa</i>
$A \cdot A = A$	$A + A = A$	<i>tulo ja summa itsensä kanssa</i>
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws <i>liitäntälait</i>
$\overline{A \cdot B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem

(Sta10 Table 20.2)

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 20

## Gates, circuits, combination circuits

- Implement basic Boolean algebra operations
- Gates - fundamental building blocks veräjät, portit ja piirit
  - 1 or 2 inputs, 1 output
- Combine to build more complex circuits
  - memory, adder, multiplier, ...
- Gate delay in **combination circuits** yhdistelmäpiirit
  - change inputs, after (combined) gate delay new output available
  - 1 ns? 10 ns? 0.1 ns?

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html> (extra material)

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 21

## Describing the Circuit

a) Boolean equations

b) Truth table

c) Graphical symbols  
*(next slide)*

$$F = \overline{A}BC + A\overline{B}C + ABC$$

inputs			output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta10 Table 20.3)

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 22

### Graphical Symbols, $F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$ Sum-of-Products, Product-of-sums

Sta10 Fig 20.4

Sta10 Fig 20.5

Sta10 Fig 20.6

Discussion?

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 23

### Simplification of Circuits

- Algebraic Simplification
 

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$

$$= \overline{A}B + B\overline{C} = B(\overline{A} + \overline{C})$$
- Simplification with Karnaugh Maps
  - E.g., see Kerola slides 2003/appa  
( [http://www.cs.helsinki.fi/group/nodes/kurssit/tikra/2003s/luennot/appa\\_v.pdf](http://www.cs.helsinki.fi/group/nodes/kurssit/tikra/2003s/luennot/appa_v.pdf) )

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 24

### Using Karnaugh Maps to Minimize Boolean Functions

Original function  $f = \overline{a}bcd + a\overline{b}cd + ab\overline{c}d + abcd + \overline{a}bc\overline{d} + \overline{a}b\overline{c}\overline{d} + \overline{a}bc\overline{d} + \overline{a}bc\overline{d}$

Canonical form (now already there)

Karnaugh Map

	00	01	11	10
00				
01		1	1	
11	1	1	1	1
10			1	1

Find smallest number of circles, each with largest number ( $2^i$ ) of 1's

Select parameter combinations corresponding to the circles

Get reduced function  $f = bd + ac + ab$

Discussion?

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 25

### Multiplexers

valitsin

Sta10 Fig 20.12

Sta10 Table 20.7

Sta10 Fig 20.13

- Select one of many possible inputs to output
  - black box
  - truth table
  - implementation
- Each input/output "line" can be many parallel lines
  - select one of three 16 bit values
    - $C_{0..15}$ ,  $IR_{0..15}$ ,  $ALU_{0..15}$
  - simple extension to one line selection
    - lots of wires, plenty of gates ...
- Used to control signal and data routing
  - Example: loading the value of PC

Sta10 Fig 20.14

Computer Organization II, Autumn 2010, Teemu Kerola 2.11.2010 26

### Encoders/Decoders

- Exactly one of many Encoder input or Decoder output lines is 1
- Encode that line number as output
  - hopefully less pins (wires) needed this way
  - optimise for space, not for time space-time tradeoff
  - Example:
    - encode 8 input wires with 3 output pins
    - route 3 wires around the board
    - decode 3 wires back to 8 wires at target

Sta10 Fig 20.15

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 27

### Decoder

Sta10 Fig 20.15

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 28

## Read-Only-Memory (ROM)

- Given input values (address), get output value (contents)
  - Like multiplexer, but with **fixed data**

4-bit deep data

0 = 0000  
1 = 0001  
4 = 0100  
...

7 = 0 1 1 1  
select lines  
"address"

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 29

## ROM truth table


	address				value			
	Input				Output			
	0	0	0	0	0	0	0	0
	0	0	0	1	0	0	0	1
	0	0	1	0	0	0	1	1
	0	0	1	1	0	0	1	0
	0	1	0	0	0	1	1	0
	0	1	0	1	0	1	1	1
	0	1	1	0	0	1	0	1
	0	1	1	1	0	1	0	0
	1	0	0	0	1	1	0	0
	1	0	0	1	1	1	0	1
	1	0	1	0	1	1	1	1
	1	0	1	1	1	1	1	0
	1	1	0	0	1	0	1	0
	1	1	0	1	1	0	1	1
	1	1	1	0	1	0	0	1
	1	1	1	1	1	0	0	0

Mem (7) = 4

Mem (11) = 14

Sta10 Table 20.8


Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 30




**Adders**

- 1-bit adder
  - A=1 → [?] → Carry=0
  - B=0 → [?] → Sum=1
- 1-bit adder with carry
  - Carry=1 → [?] → Carry=1
  - A=1 → [?] → Sum=0
  - B=0 → [?] → Sum=0
- Implementation
- Build a 4-bit adder from four 1-bit adders

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 31



## Simple processor



[http://www.gamezero.com/team-0/articles/math\\_magic/micro/stage4.html](http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html)

Computer Organization II, Autumn 2010, Teemu Kerola
2.11.2010 32